A clock tracking method, system and network element
A clock tracking and clock technology, applied in the field of network communication, can solve the problems of slow frequency offset detection and affect service quality, and achieve the effect of reducing the impact
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment 1
[0057] Embodiment 1, the embodiment of the present invention provides a clock tracking method, the method includes the following steps:
[0058] Step S201 , selecting an external input clock source in descending order of priority to perform frequency offset detection.
[0059] In this embodiment, the frequency offset is the frequency difference between the selected external input source and the internal clock source. The internal clock source may be a clock source generated by a crystal oscillator, a chip, or a VCO (Voltage-ontrolled Oscillator, voltage-controlled oscillator) inside the network element. The frequency offset detection method is not limited, and can be detected by hardware or software. System clock sources include external input clock sources and NE internal clock sources.
[0060] The network element can select the external input clock source for frequency offset detection according to the priority from high to low. Since the clock tracking source is selecte...
Embodiment 2
[0085]Embodiment 2, the embodiment of the present invention provides a clock tracking method, such as figure 2 As shown, NE1, NE2, NE3, NE4, and NE5 are network elements in the network, NE1, NE2, and NE3 are the external input clock sources of NE4, and NE4 is the external input clock source of NE5. The priority order of external input clock sources on NE4 is NE1, NE2, and NE3 from high to low. The clock tracking source of NE4 is NE1. The reference source frequency deviation detection range of NE4 is + / -4.6PPM. The internal clock source of NE1 The 38M crystal oscillator failed. The method specifically includes the following steps:
[0086] In step S301, NE4 first selects the external input clock source with the highest priority, that is, the external input clock source corresponding to NE1, to perform frequency offset detection.
[0087] Step S302, assuming that the frequency deviation threshold value is 4, and the frequency deviation error count of the external input clock ...
Embodiment 3
[0097] Embodiment 3, the embodiment of the present invention provides a clock tracking method, such as image 3 As shown, NE1, NE2, NE3, NE4, and NE5 are network elements in the network. NE1 and NE2 support or enable the frequency offset detection function, and NE3, NE4, and NE5 do not support or enable the frequency offset detection function. NE1 is the external input clock source of NE2, NE2 is the external input clock source of NE3, and NE3 is the external input clock source of NE4 and NE5. The clock tracking source of NE2 is NE1, the clock tracking source of NE3 is NE2, the reference source frequency deviation detection range of NE2 and NE3 is + / -4.6PPM, and the 38M crystal oscillator of the internal clock source of NE2 fails. The method specifically includes the following steps:
[0098] In step S401 , NE2 selects an external input clock source in descending order of priority to perform frequency offset detection. There is only one external input clock source on NE2 , th...
PUM
Login to View More Abstract
Description
Claims
Application Information
Login to View More 
PatSnap Eureka turns technology decisions into work you can execute. Powered by our Innovation Knowledge Graph, it runs expert workflows across engineering, life sciences, materials and intellectual property. Get your review-ready output in minutes.
