Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Finite field square calculation circuit

A technology for computing circuits and signal input terminals, applied in the field of error correction and decoding circuits, which can solve problems such as low delay, increased delay, and slow speed

Active Publication Date: 2013-06-05
MEMBLAZE TECH BEIJING
View PDF10 Cites 4 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0008] The invention discloses a high-speed, low-delay BM (Berlekamp-Massey) iterative decoding circuit, aiming to solve the BM iterative decoding link in the traditional BCH decoder. When the number of error correction bits increases, the speed becomes slow , the problem of increased delay

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Finite field square calculation circuit
  • Finite field square calculation circuit
  • Finite field square calculation circuit

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0060] figure 1 is a schematic diagram showing the basic structure of the Berlekamp-Massey iterative decoding circuit of the present invention. The iterative circuit designed in the present invention mainly includes three parts, the calculation circuit 102 of the odd syndrom, the circuit 104 for successive calculation and sorting of the even syndrom, and the parallel iterative decoding circuit 106 .

[0061] When the binary BCH coded data 101 carrying multi-bit parity information is input to the iterative decoding circuit, at first the odd syndrome 103 of the BCH coded data is calculated by the odd syndrome calculation circuit 102, when there is no error bit in the data, All odd syndromes are 0, jumping out of iterative decoding. When there is an error bit in the data, the odd syndrome is not all 0, at this time, the odd syndrome is input to the even syndrome sequential calculation and syndrome sorting circuit 104, the even syndrome is obtained, and the syndrome 105 is output...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a square calculation circuit of a generator field 213(GF 213), and provides a finite field square calculation circuit which comprises a plurality of exclusive-or gates, thirteen signal input ends and thirteen signal output ends.

Description

technical field [0001] The present invention generally relates to an error correction decoding circuit. More specifically, the present invention indicates a Berlekamp-Massey (BM) iterative decoding circuit with low delay characteristics, which is used to realize the BCH error correction decoder of high-speed NandFlash storage devices, and can also be applied to BCH in communication systems Error Correction Decoder. Background technique [0002] BCH code is a cyclic code that can correct multiple random errors independently proposed by Hocquenghem in 1959 and Bose and Chandhari in 1960; BCH code is a good class of linear error correction codes discovered so far. It has strong error correction ability and is widely used in the field of electronic communication information. [0003] In recent years, with the advancement of technology, the line width has decreased, the storage density of Nand Flash has continued to increase, and the probability of errors has also increased. A...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): H03M13/15
Inventor 殷雪冰
Owner MEMBLAZE TECH BEIJING
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com