Unlock instant, AI-driven research and patent intelligence for your innovation.

Test verification method and test verification device

A test verification and application test technology, applied in the field of communication electronics, can solve problems such as complex test environment, and achieve the effect of expanding the scope of use, getting rid of functional limitations, and simplifying the test.

Inactive Publication Date: 2014-02-19
北京君正集成电路股份有限公司
View PDF3 Cites 2 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0008] The present invention provides a test verification method and device, which are used to solve the problem of complex test environment construction in the prior art

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Test verification method and test verification device
  • Test verification method and test verification device

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0021] In order to enable those skilled in the art to better understand the technical solutions in the embodiments of the present invention, and to make the above-mentioned purposes, features and advantages of the present invention more obvious and easy to understand, the technical solutions in the present invention will be further detailed below in conjunction with the accompanying drawings illustrate.

[0022] The socket mentioned in this article refers to the network socket, which is used to describe the IP address and port, and is the handle of a communication chain. Hosts on the Internet generally run multiple service software and provide several services at the same time. Each service opens a Socket and binds to a port, and different ports correspond to different services.

[0023] The present invention provides a test verification method, which is used to solve the problem of complex test environment construction in the prior art. The specific process is as follows: f...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention provides a test verification method and a test verification device and aims at solving the problem that a test environment is built complicatedly in the prior art. The test verification method includes that when preset time arrives, a simulation process is operated on a client side to call a first designated code; the first designated code calls a first function; the first function is used for transmitting data; an application test program code written in advance is used for sharing the data transmitted through the first function, and the data are used for completing operation designated by the application test program code written in advance. By the test verification method, the relevant problem in the prior art can be solved.

Description

technical field [0001] The invention relates to the technical field of communication electronics, in particular to a test and verification method and device. Background technique [0002] Universal verification methodology (Universal verification methodology, UVM) relies on its powerful VIP software package and emulator support, covering verification software packages at the behavior level, transaction level, and register transfer level. It is jointly promoted by several major electronic design automation EDA manufacturers. It is the latest and most popular standard universal verification platform. For customers who use UVM, the IP core (Intellectual Property core) and test environment designed by them can be easily transplanted to other customer environments using UVM. Using this software package, it is possible to quickly and effectively integrate IP to build a system-on-chip SOC. Test verification. The IP core is a hardware description language program with specific cir...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): G06F11/36
Inventor 段文艺
Owner 北京君正集成电路股份有限公司