Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

FPGA external memory verification method and device

A verification method and memory technology are applied in the field of FPGA external memory verification methods and devices, and can solve problems such as inability to verify

Active Publication Date: 2017-04-26
XFUSION DIGITAL TECH CO LTD
View PDF2 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0005] The embodiment of the present invention provides a FPGA external memory verification method and device, which is used to solve the problem that the verification cannot be performed when the address line is wrong in the prior art

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • FPGA external memory verification method and device
  • FPGA external memory verification method and device
  • FPGA external memory verification method and device

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0048] In order to make the purposes, technical solutions and advantages of the embodiments of the present invention clearer, the technical solutions in the embodiments of the present invention will be clearly and completely described below with reference to the accompanying drawings in the embodiments of the present invention. Obviously, the described embodiments These are some embodiments of the present invention, but not all embodiments. Based on the embodiments of the present invention, all other embodiments obtained by those of ordinary skill in the art without creative efforts shall fall within the protection scope of the present invention.

[0049] figure 1 It is a schematic diagram of the application scene of Embodiment 1 of the FPGA external memory verification method provided by the present invention. This method is applied in FPGA, such as figure 1 As shown, the FPGA includes: an FPGA user-side device 01 , a controller 02 and an external memory 03 , wherein: the FP...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The embodiment of the invention provides a calibration method and device for a FPGA plug-in storage. The method includes the following steps that an FPGA obtains first data and a first address corresponding to the first data, wherein the first data and the first address are written into the FPGA plug-in storage; a first address to be calibrated with the same digit with the first data is obtained according to the first address; XOR is performed on the first data and the first address to be calibrated, and a first XOR result is obtained; XOR is performed on the first XOR result and an initial calibration value, and a first calibration value is obtained. According to the calibration method and device for the FPGA plug-in storage, XOR is performed on the first data and the first address to be verified, XOR is performed on the XOR result and the initial calibration value, the calibration value is obtained, mixed calibration of the address and the data written into the FPGA plug-in storage is achieved, calibration of the data is finished, calibration of the address is also finished, and errors of the address can be found in time.

Description

technical field [0001] The invention relates to communication technology, in particular to an FPGA external memory verification method and device. Background technique [0002] At present, the capacity of Field Programmable Gate Array (Field Programmable Gate Array, FPGA for short) chips is getting larger and larger, and the functions completed are getting stronger and stronger. In addition, as the scale of external memory becomes larger and larger, the failure probability of external memory is also increasing, and the failure of external memory has an increasingly serious impact on the functions of the above-mentioned FPGA. With the development of large-scale FPGA, more and more applications Start to pay attention to the application reliability of FPGA's external memory. [0003] In the prior art, the verification method of the external memory of the FPGA is mainly to verify the data of the external memory. Specifically, it can be based on the start address, end address an...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): G06F11/10
Inventor 石仔良王琦张璐娜
Owner XFUSION DIGITAL TECH CO LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products