Unlock instant, AI-driven research and patent intelligence for your innovation.
Method and device for realizing stacking of multiple devices
What is Al technical title?
Al technical title is built by PatSnap Al team. It summarizes the technical point description of the patent document.
A device and the technology of this device, applied in the field of network communication, can solve problems such as difficult member device stacking and insufficient UnitID, and achieve the effect of suppressing startup and realizing multiple device stacking
Active Publication Date: 2019-08-16
NEW H3C TECH CO LTD
View PDF5 Cites 0 Cited by
Summary
Abstract
Description
Claims
Application Information
AI Technical Summary
This helps you quickly interpret patents by identifying the three key elements:
Problems solved by technology
Method used
Benefits of technology
Problems solved by technology
[0007] Because SysPort resources are limited, only 16K SysPorts are allocated to a single port. If the above formula 1 is used to implement a single-port SysPort form, it means that there are only 16K / 2 at most n A UnitID can be used and applied to the stack, which limits the total number of UnitIDs that can be used in the stack to no more than 16K / 2 n , in the stack, 2 n It is a maximum value selected from the number of single ports supported by each chip on each member device in the stack, which will make it difficult to realize member device stacking due to insufficient UnitID in the stack
Method used
the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more
Image
Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
Click on the blue label to locate the original text in one second.
Reading with bidirectional positioning of images and text.
Smart Image
Examples
Experimental program
Comparison scheme
Effect test
Embodiment 1
[0055] In Embodiment 1, the chip type on the interface board is limited to dual-Core. For ease of description, a chip with a chip type of dual-Core is referred to as a dual-Core chip for short.
[0056] In this embodiment 1, selecting an unoccupied Unit ID from the range of the Unit ID assigned by the interface board in the above step 204 and assigning it to the chip may include:
[0057] Select two unoccupied Unit IDs from the range of Unit IDs allocated by the interface board;
[0058] Assign one of the selected Unit IDs to one Core of the dual-Core chip, and assign the other selected Unit ID to the other Core of the dual-Core chip.
[0059] After the Unit ID is assigned to the dual-Core chips of the member device, preferably, in Embodiment 1, the following steps can be further performed on the dual-Core chips:
[0060] Step b1, according to the setting method, the number of supported by the dual-Core chip is less than 2 m A part of the single ports supported by the dual-C...
Embodiment 2
[0082] In Embodiment 2, the type of the chip on the interface board is limited to single-Core. For the convenience of description, a chip whose chip type is single-Core is referred to as a single-Core chip here.
[0083] In this embodiment 1, selecting an unoccupied Unit ID from the range of the Unit ID assigned by the interface board in the above step 204 and assigning it to the chip may include:
[0084] Step c1, the number of single ports supported by a single Core chip is less than or equal to 2 m , execute step c2, when the number of single ports supported by a single Core chip is greater than 2 m , execute step c3.
[0085] Step c2, selecting an unoccupied Unit ID from the range of Unit IDs allocated by the interface board and assigning it to the single Core chip.
[0086] This step c2 is when the number of single ports supported by a single Core chip is less than or equal to 2 m carried out under the premise.
[0087] Step c3, select two unoccupied adjacent Unit IDs...
the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More
PUM
Login to View More
Abstract
The present application provides a method and a device for realizing stacking of multiple devices. In the present invention, the chip number Unit ID quantity L required by the interface board is determined according to the chip type and chip quantity X inserted into each interface board of the device in a targeted manner. After checking out the assigned Unit When there are no L unoccupied Unit IDs in the ID, the interface board is suppressed from starting, otherwise, L unoccupied Unit IDs are selected from the Unit IDs allocated by the device as the Unit ID range allocation of the interface board to the interface board, and for each chip on the interface board, select an unoccupied Unit ID from the range of Unit IDs assigned to the interface board and assign it to the chip, which effectively supports stacking of multiple devices To meet the needs of multiple devices stacking.
Description
technical field [0001] The present application relates to network communication technologies, and in particular to a method and device for realizing stacking of multiple devices. Background technique [0002] Stacking, its core idea is to connect multiple devices such as switching devices together through the stack port to perform the necessary configuration, and then virtualize them into a joint device. The virtualized joint device is called a stack, and the switching devices in the stack It is called a member device. figure 1 A stacked structure is shown. exist figure 1 Among them, switching devices 1 to 4 are connected through stack ports to form a stack, wherein switching devices 1 to 4 are member devices. [0003] At present, a port of a chip on a device is generally expressed in the form of a global system port (SysPort). Among them, SysPort is composed of 15 bits (Bits), and there are 32K SysPorts in total, 16K SysPorts are allocated to single ports, and the remai...
Claims
the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More
Application Information
Patent Timeline
Application Date:The date an application was filed.
Publication Date:The date a patent or application was officially published.
First Publication Date:The earliest publication date of a patent with the same application number.
Issue Date:Publication date of the patent grant document.
PCT Entry Date:The Entry date of PCT National Phase.
Estimated Expiry Date:The statutory expiry date of a patent right according to the Patent Law, and it is the longest term of protection that the patent right can achieve without the termination of the patent right due to other reasons(Term extension factor has been taken into account ).
Invalid Date:Actual expiry date is based on effective date or publication date of legal transaction data of invalid patent.
Login to View More 
Login to View More