Multi-level task-level and data-level parallel HEVC decoding method based on multi-core platform
A decoding method and multi-layer technology, applied in the field of HEVC decoding, can solve the problems of insufficient utilization of multi-core resources, insufficient consideration of dependencies, and increased delay, and achieve the effect of improving the utilization of multi-core resources
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment Construction
[0030] The present invention will be further described below in conjunction with the accompanying drawings. The following examples are only used to illustrate the technical solution of the present invention more clearly, but not to limit the protection scope of the present invention.
[0031] The present invention adopts Tilera GX36 multi-core processor as a hardware experiment platform, which is composed of 36 Tile cores. The Tilera multi-core processor has a complete set of multi-core development tools, which provides convenience for the development of multi-core parallel programs.
[0032] figure 1 The flowchart of the method embodiment of the present invention; Specifically follow the steps below:
[0033] First step 1, the main thread first initializes the entire decoder, reads the binary stream file, creates the HEVC decoder and applies for the memory unit;
[0034] Further, in step 2, intercept the code stream of the current frame from the read binary code stream and ...
PUM
Login to View More Abstract
Description
Claims
Application Information
Login to View More 


