Memory tester data self-destruct method
A tester and data technology, applied in the protection of internal/peripheral computer components, etc., can solve the problems that are not suitable for the marine environment, cannot be erased and self-destructed, and cannot be received
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment Construction
[0015] The control chip in the storage tester can be a single-chip microcomputer such as MSP430, and an ARM chip such as STM32; the CPLD can choose a series of chips such as XCR3128, or a series of FPGA chips such as EP4CE10; the FLASH chip can be a series of chips such as K9K8G.
[0016] For the specific process of the timing self-destruct method of data, please refer to figure 1 , figure 1 As the working flow chart of the whole control system, the timing self-destruction method of data will be described in detail below.
[0017] First, after initializing the control chip and CPLD or FPGA in the acquisition memory board circuit, the control chip opens the serial port to receive commands. When the control chip receives the start command, it will set the start flag to 1 in the serial port interrupt program, and the control chip will continuously scan and detect whether the start flag is equal to 1. Once the condition is detected, it will immediately enter the state of cyclic d...
PUM
Abstract
Description
Claims
Application Information
- R&D Engineer
- R&D Manager
- IP Professional
- Industry Leading Data Capabilities
- Powerful AI technology
- Patent DNA Extraction
Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.
© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com