Verification platform and verification method of system-on-chip

A system-level chip and verification platform technology, applied in the field of system-level chip verification platform, can solve the problems of delaying the start time of verification, affecting the verification progress, and unable to reuse software test programs, so as to reduce complexity and shorten the verification cycle Effect

Pending Publication Date: 2021-12-31
MONTAGE TECH CHENGDU CO LTD
View PDF0 Cites 3 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

Moreover, the development of processes such as compiling and loading software codes takes a certain amount of time, which delays the start of verification
It is very time-consuming for the CPU to execute software codes, and each software code must run the same loading program before entering the test program, which affects the verification progress
The other is to execute the test mode through UVM case (Universal Verification Methodology case, universal verification methodology test case), which cannot reuse the software test program

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Verification platform and verification method of system-on-chip
  • Verification platform and verification method of system-on-chip
  • Verification platform and verification method of system-on-chip

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0027] The various aspects and examples of the present application will now be described. The following description provides specific details for thorough understanding and implementation of these examples. However, those skilled in the art will appreciate that this application can be practiced without many of these details.

[0028] Additionally, some well-known structures or functions may not be shown in detail, in order to concise, and avoid unnecessary blurring description.

[0029] Some concepts:

[0030] IP kernel module: IP (Intellectual Property) kernel module is a pre-designed component that has been verified with a certain determination function, which is generally integrated with chip design, and multiple IP kernel modules are generally integrated in SOC.

[0031] BFM: Bus Function Model, Bus Function Model.

[0032] DIRECT Program Interface, direct programming interface.

[0033] VIP: Verification IP, verify the IP module.

[0034] In order to make the purpose, technic...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

The invention discloses a verification platform and a verification method of a system-on-chip. The method comprises the following steps: establishing a simulation verification environment of the system-on-chip; creating a bus function model unit, and binding the bus function model unit to the same interface, connected with the bus, of the central processing unit; creating a general verification methodology test instance, and executing the general verification methodology test instance through the bus function model unit to realize the test of the system-on-chip; creating a plurality of software test examples; and compiling the plurality of software test instances, and executing the plurality of compiled software test instances by the central processing unit to realize the test of the system-on-chip.

Description

Technical field [0001] The present invention generally relates to the field of simulation verification, and in particular, to a verification platform and a verification method of a system-level chip. Background technique [0002] SOC (System On Chip, System-level chip) technology refers to integrating central processor unit (CPU) and input / output (I / O) peripherals, memory, and other functional peripherals to a piece of chip. SOC technology can effectively reduce product area, improve product performance, reduce product power consumption, and improve product reliability, so a wide range of applications. However, due to the cost of the chip, in order to ensure the functionality and performance of the SOC chip, there is a need for a large amount of adequate verification before the chip flow. [0003] The verification of the SOC chip in the prior art has two ways. One is to perform test modes through the CPU, which must be compiled, loaded (boot), etc. in the verification platfor...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
Patent Type & Authority Applications(China)
IPC IPC(8): G01R31/28
CPCG01R31/2851G06F2115/02G06F2119/06G06F30/398G06F30/3308G06F30/20G06F11/00G01R31/28G06F30/367
Inventor 毛惠敏李顺林刘成强
Owner MONTAGE TECH CHENGDU CO LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap