Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Superconducting quantum computing chip layout generation method and device

A computing chip and superconducting quantum technology, applied in the field of quantum computing, can solve the problems of human resource consumption, high consumption and high use cost, and achieve the effect of avoiding unnecessary waste, reducing use cost, and reducing construction complexity.

Pending Publication Date: 2022-03-25
SHANDONG INSPUR SCI RES INST CO LTD
View PDF0 Cites 4 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0004] The embodiment of the present application provides a superconducting quantum computing chip layout generation method and equipment, which are used to solve the problem in the prior art: the use cost of quantum computing layout design tools is high, and it takes a lot of energy for researchers to build a quantum chip layout Computer languages ​​required for layout design tools, technical issues that consume human resources

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Superconducting quantum computing chip layout generation method and device
  • Superconducting quantum computing chip layout generation method and device
  • Superconducting quantum computing chip layout generation method and device

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0026] In order to make the purpose, technical solution and advantages of the present application clearer, the technical solution of the present application will be clearly and completely described below in conjunction with specific embodiments of the present application and corresponding drawings. Apparently, the described embodiments are only some of the embodiments of the present application, rather than all the embodiments. Based on the embodiments in this application, all other embodiments obtained by persons of ordinary skill in the art without making creative efforts belong to the scope of protection of this application.

[0027] At present, researchers need to rely on chip layout design tools to make chip layouts. Since the superconducting quantum chip is a superconducting circuit physical system based on the Josephson junction, its preparation process is highly compatible with the existing semiconductor micromachining process. Therefore, researchers can still design s...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention provides a superconductive quantum computing chip layout generation method and device, and belongs to the technical field of quantum computing. According to the method, device attributes of a plurality of preset quantum chip devices are determined through a first signal generated based on user operation; wherein the preset quantum chip device is generated by developing a two-dimensional and three-dimensional geometric modeling application program opencast, and the device attributes at least comprise a device name, a device function and a device position. And determining the layout of the chip to be determined according to the attributes of the devices. Wherein the to-be-determined chip layout is obtained by adding each preset quantum chip device to a device layout layer, and the device layout layer is a pre-created device layout layer of the superconducting quantum computing chip. And generating a superconducting quantum computing chip layout based on each preset quantum chip device in the to-be-determined chip layout.

Description

technical field [0001] The present application relates to the technical field of quantum computing, in particular to a method and device for generating a layout of a superconducting quantum computing chip. Background technique [0002] The research and development environment of quantum computing technology is becoming more and more intensive, and the demand for research and development tools for quantum computing is also becoming more professional and vigorous. At present, most of the layout design tools for quantum computing are commercial software, which integrates multiple functions to meet the universal functions of the software, resulting in high software usage costs. [0003] Moreover, the current quantum computing researchers are mostly talents with a physics background. In order to build a quantum chip layout, researchers need to spend a lot of energy learning the computer language required for layout design tools, consuming human resources. Contents of the invent...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): G06N10/20
CPCG06N10/00
Inventor 于晓艳王浩东齐在栋刘强罗清彩
Owner SHANDONG INSPUR SCI RES INST CO LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products