Unlock instant, AI-driven research and patent intelligence for your innovation.

Chip verification method and device, electronic equipment and storage medium

A verification method and chip technology, applied in CAD circuit design, functional inspection, electrical digital data processing, etc., can solve the problems of poor chip verification efficiency and high chip verification cost

Pending Publication Date: 2022-04-12
AXERA TECH (BEIJING) CO LTD
View PDF0 Cites 1 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0004] This disclosure proposes a chip verification method to solve the problems of high chip verification cost and poor chip verification efficiency in related technologies

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Chip verification method and device, electronic equipment and storage medium
  • Chip verification method and device, electronic equipment and storage medium
  • Chip verification method and device, electronic equipment and storage medium

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0030] Embodiments of the present disclosure are described in detail below, examples of which are illustrated in the drawings, in which the same or similar reference numerals denote the same or similar elements or elements having the same or similar functions throughout. The embodiments described below by referring to the figures are exemplary and are intended to explain the present disclosure and should not be construed as limiting the present disclosure.

[0031] With the maturity of chip technology, the module-level and system-level verification of the chip is particularly important. In the chip verification method in the related art, due to the different verification functions, a verification environment is required when performing module-level verification; and a verification environment is required when performing system-level verification, resulting in high cost and poor chip verification efficiency during chip verification. .

[0032] In view of the above problems, th...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention provides a chip verification method and device, electronic equipment and a storage medium, and the method comprises the steps: determining a to-be-verified module in a chip and verification related data of the to-be-verified module, and the verification related data comprises module configuration data, reference input data and corresponding reference output data; performing configuration processing on the to-be-verified module according to the module configuration data; inputting the reference input data into the to-be-verified module to obtain actual output data of the to-be-verified module; and determining the verification result of the to-be-verified module according to the reference output data and the actual output data, so that different to-be-verified modules in the chip can be verified by adopting the same verification environment, deployment of multiple verification environments is not needed, the verification cost is reduced, the verification time is saved, and the verification efficiency is improved.

Description

technical field [0001] The present application relates to the technical field of integrated circuits, and in particular to a chip verification method, device, electronic equipment and storage medium. Background technique [0002] With the maturity of chip technology, the module-level and system-level verification of the chip is particularly important. In the chip verification method in the related art, due to the different verification functions, a verification environment is required when performing module-level verification; and a verification environment is required when performing system-level verification, resulting in high cost and poor chip verification efficiency during chip verification. . Contents of the invention [0003] The present disclosure aims to solve one of the technical problems in the related art at least to a certain extent. [0004] The present disclosure proposes a chip verification method to solve the problems of high chip verification cost and p...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): G06F30/33G06F30/3308G06F11/26
Inventor 索健王正
Owner AXERA TECH (BEIJING) CO LTD