Method for synchronizing an isochronous system with a higher-ranking clock pulse system
a technology of clock pulse and isochronous system, which is applied in the direction of synchronization signal speed/phase control, program control, instruments, etc., can solve the problems of not being able to follow the step size, not being able to suppress the jitter, and not being able to ensure faultless communication with the master clock. , to achieve the effect of suppressing the transmission jitter by the dpll and advantageously implemented in softwar
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Benefits of technology
Problems solved by technology
Method used
Image
Examples
Embodiment Construction
[0041]Throughout all the figures, same or corresponding elements may generally be indicated by same reference numerals. These depicted embodiments are to be understood as illustrative of the invention and not as limiting in any way. It should also be understood that the figures are not necessarily to scale and that the embodiments are sometimes illustrated by graphic symbols, phantom lines, diagrammatic diagrams and fragmentary views. In certain instances, details which are not necessary for an understanding of the present invention or which render other details difficult to perceive may have been omitted.
[0042]Turning now to the drawing, and in particular to FIG. 1, there is shown in a schematically greatly simplified illustration a device described in the following as a basic clock pulse system 10 with individual components 12, 14, 16, 18 thereof, wherein one of the components 12-18 functions as a master clock 12 in the basic clock pulse system 10 and wherein all components 12 are...
PUM
Login to View More Abstract
Description
Claims
Application Information
Login to View More 