Clock phase detecting device and method

Abstract

The invention discloses a clock phase discrimination device and method, which are used for measuring the phase difference between a reference signal and a signal to be measured; both need to obtain a phase signal to be measured that can reflect the phase difference between the reference signal and the signal to be measured. The number of phase detection clock signals that can be accumulatively accommodated within the phase width of the phase signal to be measured; and by symmetrically integrating the continuous phase detection clock signal, the integration result of the digital quantity phase detection clock signal within the phase width of the phase signal to be measured is obtained, and then Obtain the phase value of the phase detection clock signal when the integration result of the phase detection clock signal is obtained; then, calculate the phase of the phase detection signal according to the obtained phase value of the phase detection clock signal and the accumulated number of phase detection clock signals width. The device and method of the invention can significantly improve the precision of clock phase discrimination.

Description

technical field [0001] The invention relates to clock technology, in particular to a clock phase detection device and method. Background technique [0002] No matter in the field of communication or in other fields, clock technology has developed very maturely; clock technology includes two key technologies: clock phase detection technology and phase locking technology. [0003] Among them, the clock phase detection technology is used to measure the phase difference of two signals, these two signals are usually the reference signal and the signal under test; the reference signal is a standard clock signal, which has the desired ideal phase when the clock signal is applied , the measured signal is an actual applied clock signal, and its phase is not necessarily the same as that of the reference signal. The purpose of clock phase detection is to accurately measure the phase difference between the reference signal and the measured signal, so as to obtain various clock indicato...

AI Technical Summary

Problems solved by technology

[0010] However, the increase of N value must mean the increase of the number of phase detectors, which will consume more logic resources

Moreover, the increase of the N value will also lead to the reduction of the phase interval between the phase detectors, and the current technical capabilities usually cannot increase the N value to more than 10

It can be seen that the method of using N phase detectors for phase detection not only consumes more logic resources, but also has a limited improvement in the accuracy of clock phase detection.

Images