AHB interconnection matrix interface

Abstract

The present invention discloses an AHB interconnection matrix interface, which comprises a main device control module, which is used to receive the information from the main device and to latch the information, and to send an application for a request arbitration module in a pipeline way; the request arbitration module, which is used to arbitrate the application sent by the main device control module, and to generate the arbitration information; and a sub-device control module, which is used to get the arbitration information from the request arbitration module, and the internal cache or the sub-device performs an information interaction with the main device control module according to the content of the arbitration information and the information. Through the present invention, the pipeline and a high-speed buffer are added on the interconnection matrix through the AHB interconnection matrix with the high-speed buffer, to enable the operating efficiency of the matrix to be increased greatly, simultaneously, due to the high-speed buffer being taken as a sharing high-speed buffer, the integrated operating efficiency of a multi-kernel system can be improved.

Description

technical field [0001] The invention relates to a high-speed bus AHB bus of the AMBA protocol, in particular to an AHB interconnection matrix interface. Background technique [0002] The AHB interconnection matrix is ​​a system bus connection structure proposed by ARM, as shown in Figure 1. The AHB interconnection matrix proposed by ARM includes the following parts: input latch part (INPUT STAGE), decoding part (DECODEC), channel selection part (MUX). The proposal of this structure realizes the parallel operation of the AHB bus and improves the efficiency of the bus. However, in practical applications, it is found that this solution is not feasible because the hready signal is a global signal, and when the AHB bus is connected to multiple After the first AHB master device and slave device, the hready of all these devices are actually connected together, and the hready is even connected to every register, which leads to the biggest problem of this scheme. The frequency of th...

AI Technical Summary

Problems solved by technology

The proposal of this structure realizes the parallel operation of the AHB bus and improves the efficiency of the bus. However, in practical applications, it is found that this solution is not feasible because the hready signal is a global signal, and when the AHB bus is connected to multiple After the first AHB master device and slave device, the hready of all these devices are actually connected together, and the hready is even connected to every register, which leads to the biggest problem of this scheme. The frequency of this bus system is difficult to increase.

Images