Hardware coding method and circuit based on FEC (forward error correction) in 10G EPON ONU (Ethernet passive optical network optical network unit)

A coding method and coding circuit technology are applied in the field of FEC hardware coding methods and circuits to achieve the effects of strong operability, simple and effective implementation method, and small circuit cost.

Inactive Publication Date: 2011-06-01
FENGHUO COMM SCI & TECH CO LTD +1
View PDF3 Cites 7 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0011] For the defects existing in the existing IEEE802.3av standard protocol, the purpose of the present invention is to provide a method and circuit based on FEC hardware encoding in 10G EPON ONU, so as to so

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Hardware coding method and circuit based on FEC (forward error correction) in 10G EPON ONU (Ethernet passive optical network optical network unit)
  • Hardware coding method and circuit based on FEC (forward error correction) in 10G EPON ONU (Ethernet passive optical network optical network unit)
  • Hardware coding method and circuit based on FEC (forward error correction) in 10G EPON ONU (Ethernet passive optical network optical network unit)

Examples

Experimental program
Comparison scheme
Effect test

Example Embodiment

[0051] The present invention will be further described in detail below in conjunction with the drawings.

[0052] The present invention provides a FEC hardware encoding method and circuit based on 10G EPON ONU, which is used to implement FEC hardware encoding in the upstream direction in 10G EPON ONU. The hardware circuit of the invention is simple to implement, has a small circuit scale, and can achieve higher Hardware timing speed.

[0053] In order to better understand the present invention, the following first introduces the structure of the 10G EPON ONU in the upstream direction.

[0054] The upstream structure of 10G EPON ONU specified in the IEEE802.3ay standard is as follows: figure 1 As shown, according to the transmission direction of the upstream data flow in the ONU (optical network unit), the upstream processing process in the ONU is described as follows: The RS layer (coordination sublayer) divides the upper layer data according to the XGMII interface (10Gigabit Media I...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

The invention relates to a hardware coding method and circuit based on FEC (forward error correction) in a 10G EPON ONU (Ethernet passive optical network optical network unit). The hardware coding method comprises the following steps: S10. writing 66bit-wide data sent by a scrambler part into an fifo buffer; S20. writing the rest 65bit-wide data into nine register arrays in sequence after taking out the 66bit-wide data from the fifo buffer and removing the LSB (least significant bit) each time; S30. instantly starting a corresponding Reed-Solomon (RS) (252, 220) coder for coding once data are written into a certain register array, and then writing check bytes obtained through coding into corresponding bits of the corresponding register arrays to be registered; and S40. reading the data from the register arrays according to a certain format, thus obtaining the FEC coded data. The method and the circuit have the following advantages: the method is simple, convenient and effective and has high operability; and the circuit has a smaller scale and can achieve higher hardware circuit time sequence speed.

Description

technical field [0001] The present invention relates to FEC (forward error correction) coding technology in 10G EPON, specifically a kind of FEC hardware coding method and circuit based on 10G EPON ONU. Background technique [0002] In recent years, with the emergence of high-bandwidth services such as video-on-demand, online games, and IPTV (Interactive Internet Television), users' demand for access bandwidth has increased. The existing ADSL (Asymmetric Digital Subscriber Loop)-based The traditional broadband access method has been difficult to meet the user's requirements for high bandwidth, two-way transmission capability and security. Today, with the rapid development of broadband access, Passive Optical Network (PON) technology has become the preferred access mode of various operators due to its recognized characteristics of high speed, long distance, multi-service, low cost, and easy maintenance. [0003] However, with the improvement of user requirements, especially ...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
IPC IPC(8): H04L1/00
Inventor 朱齐雄姜涛
Owner FENGHUO COMM SCI & TECH CO LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap