Hardware coding method and circuit based on FEC (forward error correction) in 10G EPON ONU (Ethernet passive optical network optical network unit)
An encoding method and encoding circuit technology, applied in the field of FEC hardware encoding method and circuit, to achieve the effect of simple and effective implementation method, realization rate requirement, and small circuit cost
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment Construction
[0051] The present invention will be described in further detail below in conjunction with the accompanying drawings.
[0052] The present invention provides a method and circuit based on FEC hardware encoding in 10G EPON ONU, which is used to realize FEC hardware encoding in the uplink direction in 10G EPON ONU. Hardware timing speed.
[0053] In order to better understand the present invention, the structure of the upstream direction of the 10G EPON ONU is first introduced below.
[0054] The structure of the 10G EPON ONU upstream direction specified in the IEEE802.3ay standard is as follows: figure 1 As shown, according to the transmission direction of the upstream data flow in the ONU (Optical Network Unit), the upstream processing process in the ONU is described as follows: the RS layer (coordination sublayer) transfers the data of the upper layer according to the XGMII interface (10Gigabit Media Independent Interface, 10Gb is independent of the media After the format o...
PUM
Abstract
Description
Claims
Application Information
- R&D Engineer
- R&D Manager
- IP Professional
- Industry Leading Data Capabilities
- Powerful AI technology
- Patent DNA Extraction
Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.
© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com