Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Verification method and system for interface protocol compatibility of multi-interface protocol chip

A protocol chip and interface protocol technology, which is applied in the field of interface protocol verification of multi-interface protocol chips, can solve the problems of large hardware overhead, slow simulation speed, and verification of correctness, and achieve flexible verification methods, save hardware overhead, and improve Validate the effect of efficiency

Active Publication Date: 2014-12-31
NAT UNIV OF DEFENSE TECH
View PDF4 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

The problem with this method is that the model that interacts with the interface to be tested is also a software model, and its correctness has yet to be verified; in addition, although the software simulation that adds timing information to back-annotation is more in line with the actual situation, the simulation The speed is slow; the task of comprehensively verifying various interface protocols through back-annotation simulation is heavy
When the chip to be verified has a multi-interface protocol, various verification platforms with different peripheral circuits need to be built to achieve complete verification. The hardware overhead is high, and the platform and driver need to be replaced repeatedly during verification. The verification efficiency is low, which increases the verification cost. the complexity

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Verification method and system for interface protocol compatibility of multi-interface protocol chip
  • Verification method and system for interface protocol compatibility of multi-interface protocol chip
  • Verification method and system for interface protocol compatibility of multi-interface protocol chip

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0031] The present invention will be described in further detail below in conjunction with the accompanying drawings and specific embodiments.

[0032] Such as figure 2 , image 3 , Figure 4 As shown, the interface protocol compatibility verification system of the multi-interface protocol chip of the present invention includes a processing system arranged in a computer and a hardware system for connecting the multi-interface protocol chip and the computer.

[0033] Such as image 3 As shown, the processing system includes sequentially connected: a description table and firmware, a man-machine interface, a verification information packet generation and analysis module, and a verification information packet format conversion software module.

[0034] The description table and firmware are integrated in the device driver file. The description table contains the characteristic description information of the hardware device, and the firmware covers the waveform description in...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a verification method and a system for interface protocol compatibility of a multi-interface protocol chip. The method comprises the following steps of accessing the multi-interface protocol chip and loading wave shape description information of various protocols; enabling an operator to arrange protocol type information, protocol arrangement information and protocol vector information of an interface to be verified; selecting a wave shape corresponding to the protocol from the wave shape description information according to the arrangement and recovering the wave shape to the interface to be verified; and capturing response of the interface to be verified, comparing a verification result of the response with a predicted result described according to standard interface protocol stipulation in advance, and performing protocol function conformity evaluation and protocol time sequence conformity evaluation. The system further comprises a processing system and a hardware system, the processing system comprises a description list, a solid part, a human-machine interface and a verification information bag generation and analysis module, and the hardware system comprises a verification information processing module. The verification method and the system for the interface protocol compatibility of the multi-interface protocol chip can effectively save expenditure of hardware and improve efficiency.

Description

technical field [0001] The invention relates to the verification field of standard protocol interfaces, in particular to an interface protocol verification method and system of a multi-interface protocol chip. Background technique [0002] With the increasingly rich application requirements, the types of interface protocols supported by embedded chips are gradually increasing. For example, in addition to supporting conventional various storage type interface protocols, embedded chips also support serial ports, host , bus), SPI (Serial Peripheral Interface, Serial Peripheral Interface), UTOPIA (Universal Test & Operations PHY Interface for ATM, ATM’s general test and operation PHY interface) and other protocols. In order to ensure the correctness and reliability of the external data and control interaction of the designed chip, a comprehensive verification of the various supported protocols is required. [0003] The compatibility verification method of the independent forwar...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): G06F11/22
Inventor 胡春媚张世亮陈书明郭阳鲁建壮唐涛刘祥远李振涛刘蓬侠孙书为罗恒余再祥吴虎成许邦建
Owner NAT UNIV OF DEFENSE TECH
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products