Unlock instant, AI-driven research and patent intelligence for your innovation.

Transistor with buried fins

一种凹入式、晶体管的技术,应用在电固体器件、半导体器件、电气元件等方向,能够解决差亚阈值摆幅、器件操作效能下降等问题

Active Publication Date: 2012-10-17
NAN YA TECH
View PDF4 Cites 1 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

However, the aforementioned recessed gate transistor devices still have many disadvantages, such as high gate-to-drain (or gate-to-source) capacitance and gate induced drain leakage (GIDL for short). ), insufficient driving current, and poor subthreshold swing (subthreshold swing or SS) characteristics, these are the reasons for the decline in device operation performance, so further improvement and improvement are required

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Transistor with buried fins
  • Transistor with buried fins
  • Transistor with buried fins

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0029] Although the present invention is disclosed as follows with embodiments, it is not intended to limit the present invention. Anyone skilled in the art can make some changes and modifications without departing from the spirit and scope of the present invention. Therefore, the protection of the present invention The scope is as defined by the appended claims, and in order not to obscure the spirit of the present invention, details of some conventional structures and process steps will not be disclosed herein.

[0030] Likewise, the figures shown are schematic diagrams of the devices in the embodiments but are not intended to limit the size of the devices. In particular, in order to make the present invention more clearly presented, the sizes of some components may be enlarged in the figures. Furthermore, the same components disclosed in multiple embodiments will be marked with the same or similar symbols to make the description easier and clearer.

[0031] see figure 1 an...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The present invention disclosed a recessed gate transistor with buried fins. The recessed gate transistor with buried fins is disposed in an active region on a semiconductor substrate. Two isolation regions disposed in the semiconductor substrate, and sandwich the active region. A gate structure is disposed in the semiconductor substrate, wherein the gate structure includes: an upper part and a lower part. The upper part is disposed in the active region and a lower part having a front fin disposed in one of the two isolation regions, at least one middle fin disposed in the active region, and a last fin disposed in the other one of the two isolation regions, wherein the front fin are both elliptic cylindrical.

Description

technical field [0001] The invention relates to a recessed gate transistor, in particular to a recessed transistor with an elliptical columnar fin. Background technique [0002] As the size of device designs continues to shrink, the short-channel effect caused by the shortened gate channel length of transistors has become an obstacle to further increase the integration of semiconductor devices. In the past, methods have been proposed to avoid the short channel effect, such as reducing the thickness of the gate oxide layer or increasing the doping concentration, etc. However, these methods may simultaneously cause a decrease in device reliability or a change in data transmission speed slow and other issues, it is not suitable for practical application in technology. [0003] In order to solve these problems, a so-called recessed gate transistor device design has been developed and gradually adopted in the field, so as to improve the integration level of integrated circuits s...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): H01L29/423H01L29/78
CPCH01L27/10879H01L29/1037H01L27/10826H01L29/78H01L29/42376H01L29/4236H10B12/36H10B12/056
Inventor 吴铁将陈逸男刘献文
Owner NAN YA TECH