Eureka AIR delivers breakthrough ideas for toughest innovation challenges, trusted by R&D personnel around the world.

Gate-level power consumption analysis device and gate-level power consumption analysis method based on hardware platform

A technology of power consumption analysis and hardware platform, applied in the fields of instruments, computing, electrical digital data processing, etc., can solve problems such as insufficient power consumption analysis tools, and achieve the effect of improving the success rate

Active Publication Date: 2014-11-05
INST OF MICROELECTRONICS CHINESE ACAD OF SCI
View PDF4 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0004] In view of the problem that the power consumption analysis tool proposed above is not perfect, this scheme proposes a gate-level power consumption analysis device based on the hardware platform

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Gate-level power consumption analysis device and gate-level power consumption analysis method based on hardware platform
  • Gate-level power consumption analysis device and gate-level power consumption analysis method based on hardware platform
  • Gate-level power consumption analysis device and gate-level power consumption analysis method based on hardware platform

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0023] Embodiments of the invention are described in detail below, examples of which are illustrated in the accompanying drawings. The embodiments described below by referring to the figures are exemplary only for explaining the present invention and should not be construed as limiting the present invention.

[0024] The following disclosure provides many different embodiments or examples for implementing different structures of the present invention. To simplify the disclosure of the present invention, components and arrangements of specific examples are described below. Of course, they are only examples and are not intended to limit the invention. Furthermore, the present invention may repeat reference numerals and / or letters in different instances. This repetition is for the purpose of simplicity and clarity and does not in itself indicate a relationship between the various embodiments and / or arrangements discussed. In addition, various specific process and material exam...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

A gate-level power consumption analysis device comprises a vector capture module, a control module, a storage module and a power consumption analysis module, wherein the vector capture module, the control module and the storage module are arranged on a hardware platform, and the power consumption analysis module is arranged in a principal computer; the control module supplies a clock control signal to the work and the signal capture of the hardware platform, the vector capture module captures a real-time signal state under the clock control, the storage module is used for storing a captured signal, and the power consumption analysis module generates a gate-level waveform conversion file according to the captured signal, establishing a gate-level power consumption model and completing the power consumption analysis. Correspondently, the invention also provides a power consumption analysis method based on an on-chip system verification platform. The power consumption analysis device can evaluate the running state of the entire system before the realization of the rear end of a system on chip (SoC), can estimate the power consumption level of a tested module in real time and finally gives an entire performance index of the system. The success rate of a SoC disposable chip can be greatly improved.

Description

technical field [0001] The invention relates to the field of integrated circuit design, in particular to a hardware platform-based gate-level power consumption analysis device and method. Background technique [0002] The power consumption of very large-scale (VLSI) integrated circuits has doubled with the development of integrated circuit manufacturing technology, and power consumption and heat dissipation have always been important factors restricting the design of integrated circuits. It not only affects the continuous working time of batteries and heat dissipation The quantity determines the cost and reliability of the chip to a large extent, and low power consumption has become an equally important design goal with area and performance. [0003] In the chip design process, power consumption analysis can be divided into several levels, from bottom to top are layout level, transistor level, gate level, register transfer level (RTL), structure level and algorithm level. T...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): G06F17/50
Inventor 赵新超陈岚雷韶华
Owner INST OF MICROELECTRONICS CHINESE ACAD OF SCI
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Eureka Blog
Learn More
PatSnap group products