Check patentability & draft patents in minutes with Patsnap Eureka AI!

Flip-chip packaging techniques and configurations

A technology for packaging substrates and dies, which is applied to semiconductor/solid-state device components, semiconductor devices, electrical components, etc., and can solve problems such as increasing the cost and/or time of the manufacturing process

Inactive Publication Date: 2013-09-18
QORVO US INC
View PDF5 Cites 3 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

One or more cleaning operations can add cost and / or time to the manufacturing process used to make the IC package

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Flip-chip packaging techniques and configurations
  • Flip-chip packaging techniques and configurations
  • Flip-chip packaging techniques and configurations

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0015] Embodiments of the present disclosure describe flip chip packaging techniques and configurations. In the following detailed description, reference is made to the accompanying drawings which form a part hereof, in which like reference numerals refer to like parts throughout, and which are shown by way of illustration of embodiments in which the subject matter of the present disclosure may be practiced. It is to be understood that other embodiments may be utilized and structural or logical changes may be made without departing from the scope of the present disclosure. Accordingly, the following detailed description should not be read in a limiting sense, and the scope of the embodiments is defined by the appended claims and their equivalents.

[0016] For the purposes of this disclosure, the phrase "A and / or B" means (A), (B), or (A and B). For the purposes of this disclosure, the phrase "A, B, and / or C" means (A), (B), (C), (A and B), (A and C), (B and C), or (A, B, an...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

Embodiments of the present disclosure flip-chip packaging techniques and configurations. An apparatus may include a package substrate having a plurality of pads formed on the package substrate, the plurality of pads being configured to receive a corresponding plurality of interconnect structures formed on a die and a fluxing underfill material disposed on the package substrate, the fluxing underfill material comprising a fluxing agent configured to facilitate formation of solder bonds between individual interconnect structures of the plurality of interconnect structures and individual pads of the plurality of pads and an epoxy material configured to harden during formation of the solder bonds to mechanically strengthen the solder bonds. Other embodiments may also be described and / or claimed.

Description

technical field [0001] Embodiments of the present disclosure relate generally to the field of integrated circuit packaging, and in particular flip chip packaging techniques and configurations. Background technique [0002] An integrated circuit (IC) package may include various components (eg, die and / or passive components) coupled to a package substrate using solderable materials. For example, solder joints may be formed to electrically and / or mechanically couple components to the packaging substrate. Solder joints may fail (e.g., crack or break) when exposed to elevated temperatures associated with thermal processes (e.g., solder reflow or molding processes) or when subjected to equipment or customer handling . Thermal failures may be due in part to the expansion / contraction rates associated with the various materials of the integrated circuit package. For example, the materials of the die and packaging substrate may have different coefficients of thermal expansion (TCE)...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): H01L23/488H01L21/60
CPCH01L2224/73204H01L2224/32225H01L2224/2912H01L23/3135H01L23/315H01L23/4985H01L21/561H01L21/563H01L23/544H01L24/13H01L24/16H01L24/29H01L24/32H01L24/83H01L24/92H01L24/97H01L2223/54486H01L2224/13082H01L2224/13111H01L2224/13116H01L2224/1312H01L2224/13139H01L2224/13144H01L2224/13147H01L2224/16227H01L2224/16237H01L2224/29111H01L2224/29116H01L2224/29139H01L2224/29144H01L2224/29147H01L2224/2919H01L2224/81024H01L2224/81191H01L2224/81395H01L2224/81447H01L2224/81815H01L2224/83862H01L2224/9211H01L2224/97H01L23/49811H01L25/16H01L25/50H01L2224/83192H01L2924/181H01L2224/16225H01L2924/12042H01L2224/13023H01L24/81H01L2924/00H01L2924/014H01L2924/00014H01L2924/0665H01L2224/81H01L23/29H01L23/28
Inventor 弗兰克·J·尤斯基罗伯特·C·哈特曼保罗·D·班茨
Owner QORVO US INC
Features
  • R&D
  • Intellectual Property
  • Life Sciences
  • Materials
  • Tech Scout
Why Patsnap Eureka
  • Unparalleled Data Quality
  • Higher Quality Content
  • 60% Fewer Hallucinations
Social media
Patsnap Eureka Blog
Learn More