CMOS transistors and methods of forming them
A transistor and polysilicon gate technology, applied in the field of CMOS transistors and their formation, to achieve the effects of improving reliability, increasing stability, and avoiding the phenomenon of peering
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment Construction
[0044] The CMOS transistor and its forming method provided by the present invention will be further described in detail below with reference to the drawings and specific embodiments. Advantages and features of the present invention will be apparent from the following description and claims. It should be noted that all the drawings are in a very simplified form, and are only used for the purpose of conveniently and clearly assisting in describing the embodiments of the present invention.
[0045] Please refer to figure 2 , this embodiment provides a method for manufacturing a field effect transistor with a metal gate.
[0046] Specifically, a substrate is provided, and the substrate includes: a P well 20, an N well 21, and a shallow trench isolation 22, and the P well 20 and the N well 21 are arranged on both sides of the shallow trench isolation 22, Both the P well 20 and the N well 21 are formed with source and drain, and the source and drain may be doped with silicon germ...
PUM
| Property | Measurement | Unit |
|---|---|---|
| thickness | aaaaa | aaaaa |
Abstract
Description
Claims
Application Information
Login to View More - R&D
- Intellectual Property
- Life Sciences
- Materials
- Tech Scout
- Unparalleled Data Quality
- Higher Quality Content
- 60% Fewer Hallucinations
Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.
© 2025 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com



