Collection method of etching conditions

A collection method and conditional technology, which is applied in the direction of electrical components, electric solid-state devices, semiconductor devices, etc., can solve the problems of cost increase, wafer cost increase, wafer waste, etc., and achieve the goal of improving utilization, avoiding waste, and reducing costs Effect
CN103855075BActive Publication Date: 2016-08-10SEMICON MFG INT (SHANGHAI) CORP

Patent Information

Authority / Receiving Office
CN · China
Patent Type
Patents(China)
Current Assignee / Owner
SEMICON MFG INT (SHANGHAI) CORP
Publication Date
2016-08-10

Smart Images

  • Figure 1
    Figure 1
  • Figure 2
    Figure 2
  • Figure 3
    Figure 3
Patent Text Reader

Abstract

A method for collecting etching conditions includes the steps that wafers are divided into at least two kinds of etching areas, dielectric layers with the target thickness are formed on the wafers, after through holes are formed in the dielectric layers of the etching areas of the first kind, compensation layers are formed in the through holes and on the rest of the dielectric layers, accordingly the sum of the thickness of the compensation layers and the thickness of the rest of the dielectric layers is equal to the target thickness of the dielectric layers before the first through holes are formed, furthermore, on the premise that shapes and appearances of the through holes are not influenced, the same wafer can be etched for many times, the utilization rate of the wafers is improved, the wafers are saved, and collection cost of the etching conditions is reduced.
Need to check novelty before this filing date? Find Prior Art

Description

technical field

[0001] The invention relates to the technical field of semiconductor manufacturing, in particular to a method for collecting etching conditions. Background technique

[0002] With the rapid development of semiconductor manufacturing technology, in order to achieve faster computing speed, larger data storage capacity and more functions of semiconductor devices, semiconductor chips are developing towards higher integration; and the higher the integration of semiconductor chips, The feature size (Critical Dimension, CD for short) of the semiconductor device is smaller. The smaller feature size of semiconductor devices has brought great difficulties to the formation process of semiconductor devices, especially the etching process.

[0003] When forming semiconductor devices on a wafer in the existing process, the wafer is usually first divided into several device regions, and semiconductor devices are formed in each device region under the same etching condition...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More