Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Method and device for expanding PCIe bus region

A technology of extending domain and line domain, applied in the direction of instruments, electrical digital data processing, etc., can solve problems such as PCIe device constraints

Active Publication Date: 2015-01-14
HUAWEI TECH CO LTD
View PDF9 Cites 31 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

Therefore, in the existing PCIe bus domain system, the number of PCIe devices is limited by 256 buses

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Method and device for expanding PCIe bus region
  • Method and device for expanding PCIe bus region
  • Method and device for expanding PCIe bus region

Examples

Experimental program
Comparison scheme
Effect test

specific Embodiment

[0071] to combine figure 1 In the shown system, the embodiment of the present invention proposes a method for expanding the PCIe bus domain, such as image 3 shown, for a system that includes a primary domain and an extended domain. The main domain includes a root complex and a PCIe device, the PCIe device in the main domain has a first set of buses; the extended domain includes a root complex endpoint device and a PCIe device, and the PCIe device in the extended domain has a second bus set A set of buses, the first set of buses is different from the second set of buses, the root complex endpoint device is a PCIe device in the main domain and a root complex in the extended domain, the method may be performed by The CPU of the system executes, and the method includes:

[0072] S301: From the memory address of the RCEP, allocate a configuration space address for the PCIe device in the extended domain.

[0073] Since the RCEP hardware isolates the PCIe devices of the extended ...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

An embodiment of the present invention relates to a method for expanding a PCIe bus region, capable of allocating configuration space address to a PCIe device of an expanded region from memory address of an endpoint device of a root complex, establishing a corresponding relationship between the configuration space address and bus number / device number / function number (BDF), and allocating a bus number to the PCIe device found in the expanded region from a second bus assembly of the expanded region, wherein the bus number is used for determining the BDF of the PCIe device found in the expanded region, so that a configuration space register of the PCIe device found in the expanded region can be accessed through the BDF of the PCIe device found in the expanded region according to the corresponding relationship between the configuration space address and the BDF, in this way, expansion of the PCIe bus region is achieved, and the problem that expansion of the PCIe bus region cannot be performed in the prior art is solved, thus the number of the PCIe devices in a system cannot be limited by 256 buses.

Description

technical field [0001] The embodiment of the present invention relates to computer technology, in particular to a method and device for extending a PCIe bus domain. Background technique [0002] Peripheral Component Interconnect Express (PCIe) bus technology is a high-performance bus technology used to interconnect processors and peripheral devices. PCIe bus adopts point-to-point serial connection, which can provide higher connection speed with fewer data lines than PCI bus, and is widely used in built-in devices of desktops, notebook computers, servers, communications and workstations, etc. [0003] A PCIe bus domain usually consists of a root complex (Root Complex), a switch (Switch), an endpoint (Endpoint) and a bridge (PCIe brige). The root complex is used for the connection between the processor and the input / output I / O devices, the switch supports peer-to-peer communication between different endpoints, and the bridge is used to connect PCIe with other PCI bus standard...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): G06F13/20
CPCG06F13/20G06F2213/0024G06F13/404G06F2213/0026G06F13/4045G06F13/4221
Inventor 邵维伟林沐晖李利江
Owner HUAWEI TECH CO LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products