Method and device for monitoring and counting bottom hardware behaviours

A low-level hardware and behavioral technology, applied in the field of smart cards, can solve problems such as poor repeatability, heavy workload, and inaccurate analysis, and achieve the effect of performance optimization and good positioning of performance bottlenecks

Inactive Publication Date: 2016-05-11
BEIJING CEC HUADA ELECTRONIC DESIGN CO LTD
View PDF3 Cites 6 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0003] 1. Decompose the application program layer by layer, and know the scheduling situation of an application on the low-level hardware through analysis; the disadvantages of this method are heavy workload, inaccurate analysis, poor repeatability and low efficiency;
[0004] 2. Ob

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Method and device for monitoring and counting bottom hardware behaviours
  • Method and device for monitoring and counting bottom hardware behaviours
  • Method and device for monitoring and counting bottom hardware behaviours

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0023] The technical solutions of the present invention will be further elaborated below in conjunction with the accompanying drawings and specific embodiments.

[0024] A method for monitoring and counting bottom-level hardware behaviors provided by an embodiment of the present invention mainly includes: mounting a monitoring and statistics module on a central processing unit (CPU) bus; the monitoring and statistics module counts and monitors bottom-level hardware behaviors of upper-layer applications And classifying and counting the underlying hardware behaviors of the upper-layer applications to obtain classified statistical data of the underlying hardware behaviors of the upper-layer applications.

[0025] The embodiment of the present invention designs a monitoring and statistics module, which is used to obtain the time distribution of the CPU executing instructions and accessing each hardware module during the operation of the chip, as well as the operating times of the p...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

The invention discloses a method and device for monitoring and counting bottom hardware behaviours. The method comprises the following steps that: a monitoring and counting module is connectedly hung on a bus of a centre processing unit CPU; and the monitoring and counting module counts and monitors bottom hardware behaviours of an upper-layer application and performs classified statistic of the bottom hardware behaviours of the upper-layer application, such that the classified statistic data of the bottom hardware behaviours of the upper-layer application are obtained.

Description

technical field [0001] The invention relates to the technical field of smart cards, in particular to a method and device for monitoring and counting bottom-layer hardware behaviors. Background technique [0002] Smart cards include underlying hardware and upper-level software. With the development of applications, the conversion of smart cards from native cards to JAVA cards has become a trend, and at the same time higher requirements are placed on performance. Then, when the performance of the card does not meet the application requirements, we need to find the key factors that restrict the performance, such as which module runs slowly, which module is scheduled more times, and which memory access frequency is high. These low-level information can be used to optimize software and hardware in a targeted manner. Then, for a complex system such as a JAVA card, including the three-layer structure of the underlying hardware, the JAVA virtual machine, and the application Applet...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
IPC IPC(8): G06F11/30
Inventor 关红波
Owner BEIJING CEC HUADA ELECTRONIC DESIGN CO LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap