Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

System and method for multi-mode e1 interface service processing

A business processing, multi-mode technology, applied in the field of communication, can solve the problem of lack of flexibility and high scalability design module

Active Publication Date: 2019-07-05
GUANGZHOU HAIGE COMM GRP INC
View PDF4 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0010] Due to the complexity of the E1 interface in practical applications, real devices can only provide functions for a specific usage mode. Using a dedicated E1 interface chip to implement a single-mode business process lacks a more flexible, adaptable multi-purpose, highly expandable design modules

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • System and method for multi-mode e1 interface service processing
  • System and method for multi-mode e1 interface service processing
  • System and method for multi-mode e1 interface service processing

Examples

Experimental program
Comparison scheme
Effect test

Embodiment 1

[0061] Such as figure 1 As shown, the present embodiment provides a system for multi-mode E1 interface service processing, and the realization hardware of the system in the E1 interface equipment includes the field programmable gate array FPGA, the microprocessor CPU and the front-end hardware circuit of the E1 interface. part;

[0062] The E1 interface front-end hardware is a standard circuit device of the E1 interface, which can realize the encoding and decoding of the E1 interface front-end AMI code and HDB3 code level;

[0063] Described Field Programmable Gate Array FPGA comprises the FPGA basic processing unit of multi-mode E1 interface and self-defined bus adaptation unit;

[0064] The microprocessor CPU mainly provides subsequent processing of some services (such as ATM, HDLC, etc.) and performs register operation configuration on the FPGA basic processing unit of the multi-mode E1 interface.

[0065] In the FPGA basic processing unit of the multi-mode E1 interface, ...

Embodiment 2

[0084] The present embodiment provides a kind of method of multi-mode E1 interface business processing, and this method is realized based on the system of above-mentioned embodiment 1, comprises the following steps:

[0085] S1. Implement a compatible E1 interface frame processing subunit inside the FPGA device behind the E1 interface front-end hardware circuit to realize E1 non-framing / framing / multi-framing frame processing;

[0086] S2, in the multi-mode E1 main control processing subunit, through the register soft switch inside the FPGA, the 32 road time slots of the E1 frame are carried out to the marking process of the business mode, and the data of each frame is extracted according to the corresponding marking of the register soft switch. Connect to the corresponding processing modules and aggregate them into the final business flow data;

[0087] S3. According to the current business needs, it is necessary to provide standard E1 interface (PCM30 / 31), E1UNI mode (transmi...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a system and a method for multi-mode E1 interface business processing. The system includes a field programmable gate array FPGA, a microprocessor CPU and an E1 interface front-end hardware circuit. The field programmable gate array FPGA includes a multi-mode E1 interface The FPGA basic processing unit and the self-defined bus adaptation unit, the FPGA basic processing unit of the multi-mode E1 interface includes an E1 interface frame processing subunit and a multi-mode E1 master control processing subunit, and the E1 interface frame processing subunit and The E1 interface front-end hardware circuit is connected, and the multi-mode E1 main control processing subunit is connected with the E1 interface frame processing subunit and the microprocessor CPU respectively. The present invention realizes the abstract layer processing of the multi-mode E1 interface data link layer in the FPGA, so that the design of the subsequent CPU part does not need to consider the specific mode of the E1 interface, but processes specific types of business applications.

Description

technical field [0001] The invention relates to a system for processing E1 interface services, in particular to a system for processing multi-mode E1 interface services, which belongs to the technical field of communication. Background technique [0002] The E1 interface is a digital data transmission interface, and the specifications of physical / electrical characteristics conform to the G.703 protocol. It is a standard digital signal interface commonly used in the world at present. The information of 2048kbit / s can be transmitted on the E1 line. The frame length of an E1 is 256 bits, which is divided into 32 time slots, and each time slot is 8 bits. E1 has three modes: framing, multi-framing and non-framing. The standard E1 interface enables devices from different manufacturers to be connected. [0003] Due to the versatility of the E1 interface, various other services are carried on the E1 line. For example, the G.703 interface converter can complete the conversion betw...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): H04L29/08H04L5/00
CPCH04L5/0078H04L67/5651H04L67/565
Inventor 胡国浩伍思廉李牧马超
Owner GUANGZHOU HAIGE COMM GRP INC
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com