Load balancing method and apparatus of multi-core CPU

Abstract

The invention discloses a load balancing method and apparatus of a multi-core CPU. The load balancing method and apparatus are applied to a communication device, the communication device comprises a hardware dispatching module, receiving ports and at least two CPU cores, wherein each receiving port is configured to bind with the at least two CPU cores, the CPU cores bound with the same receiving port are configured to separately bind one or more receiving queues of the receiving port; and the load balancing method comprises the following steps: for each receiving port, the hardware dispatching module classifies messages according to a dispatching rule, and forwards the messages to the receiving queue having a distribution relationship with a belonging message type according to the distribution relationship between the receiving queue of the receiving port and the message type; the receiving port generates hardware interruption after receiving the messages, and reports the hardware interruption to all CPU cores bound with the receiving port; and each CPU core receiving the hardware interruption reads the messages from the receiving queue bound with the CPU core in a soft interruption processing procedure.

Description

technical field [0001] The present invention relates to computer communication technology, in particular to a multi-core CPU (Central Processing Unit, central processing unit) load balancing method and device. Background technique [0002] For devices such as routers and gateways, message forwarding is completed through a central processing unit (CPU, Central Processing Unit). Therefore, the message forwarding performance of such devices is limited by the processing power of the CPU. Balancing the load among multiple cores is the key to improving performance. [0003] Such as figure 1 As shown, the processing flow of the kernel protocol stack message of the Linux operating system includes: when a CPU core (such as CPU0, CPU1) receives the hardware interrupt generated by the interface, it first closes the interface hardware interrupt of the CPU core, and then triggers the CPU The soft interrupt of the core, and then poll and process the message. Among them, from receiving ...

AI Technical Summary

Problems solved by technology

[0008] Although the above three schemes can balance the multi-core load to a certain extent, for scheme 1, since the main load of devices such as routers is packet forwarding, the CPU utilization rate occupied by other applications is relatively low. The improved performance of a single-core CPU is limited; for solution 2, although each CPU core can handle packet forwarding, because the packet traffic received by each interface is different (for example, the downlink traffic is generally much larger than the uplink traffic), therefore, Solution 2 cannot completely balance the load among multiple cores; for solution 3, software shunting is required, which will generate additional CPU overhead, and there will be greater CPU overhead when performing data flow order preservation

Images