Method and device for merging table entries in directory
A table entry and directory technology, applied in the computer field, can solve the problems of setting a table entry in the cache block, reducing the hit rate of the cache block, and limited area overhead.
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment 1
[0055] Embodiment 1 provides a directory for use in the aforementioned shared cache architecture, such as figure 2 The catalog 100 shown includes:
[0056] Block entry 102, including entry label 1022, sharer number 1024;
[0057] Region entry 104, including entry label 1042, sharer number 1044;
[0058] A super-area entry 106, including an entry label 1062, and a sharer number 1064;
[0059] Entry tag 1022 indicates a cache block, and entry tag 1042 indicates 2 n cache blocks, entry tag 1062 indicates 2 n +m cache blocks, n and m are both positive integers. That is, the number of cache blocks managed by the super-region entry 106 can be 2 of the region entry 104 m In practice, the super-area entry 106 may include multiple super-area entries, for example, including the entry label indication 2 n+1 The super-region entry of cache blocks, the entry label indicates 2 n+2 The super-region entry of cache blocks, the entry label indicates 2 n+3 cache block super-region entr...
Embodiment 2
[0092] Embodiment 2 of this device provides a device 400 for merging entries in the directory for cache consistency. The device 400 is specifically used for merging entries in the directory of any option in Embodiment 1. The composition of the device 400 Schematic such as Figure 5 shown, including:
[0093] A confirmation module 402, configured to determine the N entries to be merged, wherein the cache block indicated by the entry label of each of the N entries belongs to the merge range, and the merge range indicates 2 a cache blocks, the N and the a are both positive integers.
[0094] A processing module 404, configured to merge the N entries into a first entry, where the entry label of the first entry indicates the 2 a cache blocks, the sharer number of the first entry is the sharer number of the N entries.
[0095] The confirming module 402 specifically executes step 202 of the first method embodiment and various optional solutions of step 202 .
[0096] The processi...
Embodiment 3
[0114] Embodiment 3 of this device provides a device 800 for accessing a directory. The directory includes multiple entries, each entry includes an entry tag and a sharer number, and the entry tag is used to indicate a cache block. The plurality of entries includes a first entry, and the entry label of the first entry indicates 2 a cache blocks, the a is a positive integer, and the schematic diagram of the composition structure of the device 800 is as follows Figure 7 shown, including:
[0115] The receiving module 802 is configured to receive a directory access request, where the directory access request carries the tag of the cache block to be accessed.
[0116] The processing module 804 is configured to query the directory according to the tag of the cache block to be accessed, and obtain a set of entries corresponding to the cache block to be accessed, the set of entries includes entries in the directory The label indicates all entries of the cache block to be accessed;...
PUM
Login to View More Abstract
Description
Claims
Application Information
Login to View More - R&D
- Intellectual Property
- Life Sciences
- Materials
- Tech Scout
- Unparalleled Data Quality
- Higher Quality Content
- 60% Fewer Hallucinations
Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.
© 2025 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com



