An adaptive dram refresh control method and a dram refresh controller
A control method and adaptive technology, applied in the field of memory, can solve problems such as system performance loss, and achieve the effects of reducing system performance loss, reducing transient refresh power consumption, and improving read and write access efficiency
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment Construction
[0040] The present invention will be further described below in conjunction with accompanying drawing.
[0041] The self-adaptive DRAM refresh controller provided by the present invention is based on the existing DRAM refresh controller, and a cache area is set between the tREFI counter and the command controller to cache refresh instructions. When the read / write is in progress, the refresh instruction will be cached, so as to ensure that the read / write will not be interrupted and affect the efficiency. When the bus is idle, the cache refresh instruction will be sent to the DRAM.
[0042] figure 2 Shown is the first implementation of the present invention, specifically on the basis of the existing DRAM refresh controller, a FIFO is set between the tREFI counter and the command controller to refresh the instruction cache, and the upper limit value of the FIFO cache is set to Y , the value of Y is determined according to the number of refreshes allowed to be postponed by the D...
PUM
Login to View More Abstract
Description
Claims
Application Information
Login to View More 


