Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

A Novel Reversible Circuit Synthesis Method Based on esop Representation Model

A technology of circuit synthesis and modeling, applied in computing models, calculations, quantum computers, etc., can solve problems such as high qubit numbers and achieve the effect of reducing the number of qubits

Active Publication Date: 2022-07-05
卜登立
View PDF5 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

Although the quantum cost of the circuit obtained by synthesizing the reversible circuit based on the ESOP representation model is relatively low, the obtained qubit number is relatively high because the qubit number only satisfies the upper bound constraint.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • A Novel Reversible Circuit Synthesis Method Based on esop Representation Model
  • A Novel Reversible Circuit Synthesis Method Based on esop Representation Model
  • A Novel Reversible Circuit Synthesis Method Based on esop Representation Model

Examples

Experimental program
Comparison scheme
Effect test

Embodiment 1

[0036] This embodiment provides a novel reversible circuit synthesis method based on the ESOP representation model, comprising the following steps:

[0037] S1. Use shared function decision diagram SFDD to represent multi-output Boolean function F: {0,1} n →{0,1} m , where n input variables form the set X={x 1 ,x 2 ,…,x n }, m output functions form a set F={f 1 ,f 2 ,…,f m }; Identify each output function f of the multi-output Boolean function F according to the drawn SFDD graph G and the linear variable identification rule j the linear variable x i , so as to get the set of output functions and a set of linear variables and F LV with X LV The relationship between i.e. X LV One of the variables in is at least F LV A linear variable of a function in , similarly, F LV A function in contains at least one linear variable belonging to X LV ;

[0038] For the linear variable identification rules in the above steps, the specific rules are:

[0039] Given an SFDD ...

specific Embodiment approach

[0068] In this specific embodiment, the RevLib function mod5d2_17 is taken as an example to specifically explain the present invention.

[0069] 1) Use SFDD to identify the linear variables of each output function

[0070] The SFDD representing the function mod5d2_17 is as follows figure 2 shown in figure 2 In the SFDD shown, node v 1 ~v 5 are the output function f 1 ~f 5 the root node of , where v 1 , v 3 and v 4 Located on Tier 1 of SFDD. path and respectively represent the output function f 1 ~f 4 The longest dominating active path of the FDD, denoted f 5 The longest dominating active path of the FDD contains only the root node v 5 .

[0071] From the definition of a linear node, it can be seen that figure 2 node v in 2 ~v 6 and v 9 All are linear nodes, and they are located in the above-mentioned 5 longest dominating active paths respectively. According to the linear variable identification rule, it can be known that x 1 is f 1 Linear variable of...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention proposes a novel reversible circuit synthesis method based on an ESOP representation model, which relates to the technical field of comprehensive design of reversible circuits and quantum circuits; the method first uses SFDD to represent a multi-output Boolean function F, and identifies the linear variables of each output function of F ; Then use the weighted bipartite graph to assign linear variables to each output function, and then use SFDD to detect the independence of linear variables and sort the output functions that successfully assign linear variables to determine the order in which the output functions are synthesized; According to the sorting results, based on the MPMCT gate A library that uses ESOP to represent model-synthesized reversible circuits. The invention solves the problem that the qubit number of the circuit obtained by synthesizing the reversible circuit based on the ESOP representation model is relatively high, and aims to reduce the qubit number of the circuit obtained by synthesizing the reversible circuit based on the ESOP representation model.

Description

technical field [0001] The invention relates to the technical field of comprehensive design of reversible circuits and quantum circuits, in particular to a novel comprehensive method of reversible circuits based on an ESOP representation model. Background technique [0002] From the perspective of quantum computing applications of reversible logic, there are two main technical indicators to measure the pros and cons of reversible circuits, one is quantum cost and the other is qubit number. Reducing the quantum cost of reversible circuits helps reduce the cost of fault tolerance for their quantum circuit implementations. However, since qubits are a very precious hardware resource under the current quantum technology, reducing the number of qubits is more conducive to the physical realization of reversible circuits under the current quantum technology. [0003] Reversible circuits based on functional representation model and ESOP (Exclusive-Sum-Of-Products) representation mod...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): G06N10/60
CPCG06N10/00
Inventor 卜登立
Owner 卜登立
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products