Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Method and its circuit for realizing multiplication capacitor

An implementation method and circuit technology, applied in the field of multiplier capacitor implementation method and its circuit, can solve the problems of increasing system complexity, increasing system cost, reducing system reliability, etc., and achieve the effect of reducing cost and reducing chip area

Inactive Publication Date: 2007-06-27
BCD SEMICON MFG
View PDF0 Cites 12 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

However, on the one hand, the circuit requires additional pins, which is not conducive to the realization of miniaturized packaging (miniature packaging is the premise of realizing the miniaturization of various electrical systems and is the trend of integrated circuit development), and at the same time, with the complexity of integrated circuits The degree is getting bigger and bigger, and

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Method and its circuit for realizing multiplication capacitor
  • Method and its circuit for realizing multiplication capacitor
  • Method and its circuit for realizing multiplication capacitor

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0039] The invention mainly solves the relevant problem of how to integrate the capacitor into the integrated circuit as an integrated device. It is very difficult to integrate a capacitor with a large capacitance in an integrated circuit, because the size of the integrated capacitor is proportional to the chip area used to manufacture the capacitor, and an integrated 1nF physical capacitor needs to occupy about 1mm 2 chip area. However, many circuit functions require capacitors with relatively large capacitance values, and these capacitors with large capacitance values ​​cannot be physically integrated into integrated circuits as real capacitors.

[0040] The present invention solves the above-mentioned problems by utilizing a capacitance multiplying circuit. The object of the present invention is to provide a method for realizing multiplied capacitance and its circuit, which multiplies the capacitance with smaller capacitance value to realize the equivalent capacitance with...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

This invention discloses a realization method for multiple capacitors, which multiples the value of a capacitor by a capacitance multiple circuit and integrates the equivalent capacitors into an IC.

Description

Technical field [0001] The invention relates to the technical field of integrated circuit design, in particular to a method for realizing multiplied capacitance and a circuit thereof. Background technique [0002] At present, more and more household appliances and office equipment are powered by PWM (Pulse-Width Modulation) switching power supply, and the error amplifier is the key circuit in the PWM switching power supply circuit. In order to ensure the stability of the entire PWM switching power supply system For reliable operation, the error amplifier must be frequency compensated so that it is low-pass filtered and has corresponding zeros that cancel out other poles in the system. The circuit shown in Figure 1 is a typical compensation circuit for a transconductance error amplifier. The compensation circuit includes a transconductance error amplifier 10 integrated in the integrated circuit, a discrete resistor 11 externally connected to the integrated circuit, and a dis...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): H03H11/00
CPCH03H11/48H03H11/483
Inventor 张旭光
Owner BCD SEMICON MFG
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com