Unlock instant, AI-driven research and patent intelligence for your innovation.

Semiconductor device with FinFET and method of fabricating the same

Inactive Publication Date: 2006-10-19
SAMSUNG ELECTRONICS CO LTD
View PDF4 Cites 38 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Benefits of technology

[0009] The present invention provides a semiconductor device including a FinFET structure without increasing the off leakage current.
[0010] The present invention also provides a method of fabricating a semiconductor device including a FinFET structure without increasing the off leakage current by improving local channel ion implantation.

Problems solved by technology

However, the shortened channel length results in short channel effects that degrade active switch characteristics of the device.
Moreover, because of being a planar channel device where channels are formed to be parallel with a surface of a semiconductor substrate, the MOSFET is not only unfavorable for device size reduction but also is not conducive to preventing short channel effects.
However, the conventional local channel ion implantation approach has a disadvantage in that both the source and the drain regions are doped as well as the channel region.
If the regions with mutually opposite conductivities meet to form a junction, the junction leakage current of the device can increase.
Therefore, a drawback of the conventional local channel ion implantation method is that off-leakage current of the resulting device can be increased.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Semiconductor device with FinFET and method of fabricating the same
  • Semiconductor device with FinFET and method of fabricating the same
  • Semiconductor device with FinFET and method of fabricating the same

Examples

Experimental program
Comparison scheme
Effect test

first embodiment

[0041]FIG. 1 illustrates a layout of a semiconductor device formed by a method of fabricating a semiconductor device according to first and second embodiments of the present invention. However, it will be understood by those of ordinary skill in the art that the layout of the semiconductor device according to the present invention is not necessarily limited to that shown in FIG. 1.

[0042] Referring to FIG. 1, an active region 20 is defined, and extends in one direction, e.g., X-direction, and has a predetermined width A1 in a Y-direction that is perpendicular to the X-direction. A gate electrode 60 extending in the Y-direction is formed on the active region 20. A source S and a drain D are formed in the active region 20 on both sides of the gate electrode 60.

[0043] Referring to FIGS. 2 through 17, a method of fabricating a semiconductor device having the layout illustrated in FIG. 1 according to a first embodiment of the present invention will be described. FIGS. 2 through 6, FIG. ...

second embodiment

[0061]FIGS. 18 through 22 are sectional views illustrating a method of fabricating the semiconductor device according to the second embodiment of the present invention, which correspond to the section taken along line XVIII-XVIII′ of FIG. 9. Reference numerals in FIG. 18 are similar to elements in FIGS. 2 through 17, and thus their descriptions will be omitted.

[0062] The structures illustrated with reference to FIGS. 2 through 10 are identical to those of the first embodiment. The structure illustrated in FIG. 18 corresponds to structures illustrated in FIGS. 9 and 10, and is presented for reference.

[0063] Referring to FIG. 19, the channel ion implantation layer 47 is formed in the active region 20 by local channel ion implanting via the opening 45. In this case, the shielding layer 40 (not shown due to the sectional position) is used as an ion implantation mask. Further to the shielding layer, the gap fill oxide layer 30 may be used as the ion implantation mask. Thereafter, an im...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

A FinFET semiconductor device has an active region formed of a semiconductor substrate and projecting from a surface of the substrate. A fin having a first projection and a second projection composed of the active region are arranged in parallel and at each side of a central trench formed in a central portion of the active region. Upper surfaces and side surfaces of the first projection and the second projection comprise a channel region. A channel ion implantation layer is provided at a bottom of the central trench and at a lower portion of the fin. A gate oxide layer is provided on the fin. A gate electrode is provided on the gate oxide layer. A source region and a drain region are provided in the active region at sides of the gate electrode. A method of forming such a device is also provided,

Description

CROSS-REFERENCE TO RELATED PATENT APPLICATION [0001] This application claims the benefit of Korean Patent Application No. 10-2005-0030947, filed on Apr. 14, 2005, in the Korean Intellectual Property Office, the disclosure of which is incorporated herein in its entirety by reference. BACKGROUND OF THE INVENTION [0002] 1. Field of the Invention [0003] The present invention relates to a semiconductor device and a method of fabricating the same, and more particularly to a semiconductor device with a Fin Field Effect Transistor (FinFET) and a method of fabricating the same. [0004] 2. Description of the Related Art [0005] Integration density of semiconductor devices continues to increase in order to improve performance and to reduce manufacturing costs. In order to increase the integration density, techniques that reduce a feature sizes of semiconductor devices are required. When fabricating contemporary semiconductor devices, the channel length of a Metal-Oxide-Semiconductor Field Effect...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): H01L29/76
CPCH01L29/42384H01L29/785H01L29/66795A01K93/02A01K97/125
Inventor KIM, SUNG-MINKIM, MIN-SANGYUN, EUN-JUNG
Owner SAMSUNG ELECTRONICS CO LTD
Features
  • R&D
  • Intellectual Property
  • Life Sciences
  • Materials
  • Tech Scout
Why Patsnap Eureka
  • Unparalleled Data Quality
  • Higher Quality Content
  • 60% Fewer Hallucinations
Social media
Patsnap Eureka Blog
Learn More