Static discharge preventer using integration circuit
An integral circuit and electrostatic discharge technology, applied in the field of electrostatic discharge prevention devices, can solve the problems of short electrostatic discharge ESD time, failure to prevent malfunction, limited detection of electrostatic discharge ESD, etc., and achieve the effect of improving system reliability
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment
[0042] The embodiment of the electrostatic discharge prevention device utilizing the integrating circuit of the present invention is shown in Fig. 3, is made up of the following parts: receive the signal (Clock Source) of various clock source input that produces inside the system through the buffer 100, and pass through for detection Electrostatic discharge (hereinafter referred to as ESD) causes the integration circuit 200 provided for the abnormal clock signal under the electric shock state; the holding voltage conversion part 300 provided for reducing (Down) the abnormal clock signal level detected by the integration circuit 200; Combination circuit 500 provided to maintain the abnormal clock signal output by voltage conversion unit 300 for a certain period of time; receive the abnormal clock signal output by combination circuit 500, and control the refresh (Refresh) operation of the clock source (Clock Source) including the abnormal clock signal And set the central processi...
PUM
Login to View More Abstract
Description
Claims
Application Information
Login to View More 