Synchronous mirror delay (SMD) circuit and method including a ring oscillator for timing coarse and fine delay intervals

A delay circuit, fine delay technology, applied in the direction of electrical components, automatic power control, signal generation/distribution, etc., can solve the problem of SMD power consumption and so on
CN100431267CInactive Publication Date: 2008-11-05MICRON TECH INC
4 Cites 2 Cited by

Patent Information

Authority / Receiving Office
CN Β· China
Patent Type
Patents(China)
Current Assignee / Owner
MICRON TECH INC
Publication Date
2008-11-05
Estimated Expiration
Not applicable Β· inactive patent

Smart Images

  • Figure 1
    Figure 1
  • Figure 2
    Figure 2
  • Figure 3
    Figure 3
Patent Text Reader

Abstract

A synchronous mirror delay (300) includes a ring oscillator that generates a plurality of tap clock signals (T1-T7) with one tap clock signal being designated an oscillator clock signal. In response to an input clock signal, a model delay line generates a model delayed clock signal having a model delay relative to the input clock signal. A coarse delay circuit generates a coarse delay count (316) responsive to the oscillator, input, and model delayed clock signals, and activates a coarse delay enable signal responsive to the delay count being equal to a reference count value. A fine delay circuit latches the tap clock signals and develops a fine delay from the latched signals, and activates a fine delay enable signal having the fine delay in response to the coarse delay enable signal. An output circuit generates a delayed clock signal responsive to the coarse and fine delay enable signals going active.
Need to check novelty before this filing date? Find Prior Art

Description

Technical field

[0001] The present invention relates generally to integrated circuits, and more specifically, to synchronizing an internal clock signal generated in an integrated circuit with an external clock signal applied to the integrated circuit. Background technique

[0002] In a synchronous integrated circuit, the integrated circuit is clocked by an external clock signal and performs operations at a predetermined time, wherein the predetermined time is related to the rising and falling edges of the applied clock signal. Examples of synchronous integrated circuits include synchronous storage devices, such as synchronous dynamic random access memory (SDRAM), synchronous static random access memory (SSRAM), and cassette memory such as SLDRAM and RDRAM, as well as other types of integrated circuits , For example, a microprocessor. The timing of synchronizing the external signal of the storage device is determined by the external clock signal, and it is usually necessary to syn...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More