Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Debugging and checking method and system in graph hardware design

A graphics hardware and graphics technology, applied in the direction of computing, special data processing applications, instruments, etc., can solve the problems that cannot allow debugging and testing graphics hardware design, cannot provide sufficient debugging capabilities, etc.

Active Publication Date: 2008-05-21
VIA TECH INC
View PDF0 Cites 4 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

In addition, simulation tools and synthesis tools using the HDL language usually do not provide sufficient debugging capabilities to allow hardware designers to easily and efficiently debug hardware designs
For example, these simulation and synthesis tools usually only allow hardware designers or testers to inspect the data that is loaded and extracted from the simulation tools and synthesis tools, but they usually do not allow more specific or detailed debugging and testing of graphical hardware designs

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Debugging and checking method and system in graph hardware design
  • Debugging and checking method and system in graph hardware design
  • Debugging and checking method and system in graph hardware design

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0019] The present invention will be described in detail below in conjunction with the accompanying drawings. However, the accompanying drawings and descriptions are only for clearly understanding the present invention, and are not intended to limit the present invention. Any replacements, modifications, and selections are within the protection scope of the present invention.

[0020] The invention discloses a system and method for debugging and verifying graphics hardware design. Graphics hardware designers or testers can use the system and method of the present invention to execute application programs including graphics operations step by step to analyze and locate potential errors in graphics hardware design. In addition, users can also use the system and method of the present invention to set breakpoints in scripts representing graphics components of software applications to further analyze graphics hardware designs.

[0021] Using the system and method of the present i...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention is a system and method for debugging and analyzing graphics hardware design. The hardware design is represented by a software model, which is implemented in a programming language. Graphics operations can be performed in the software model or in a reference software model, allowing the user to analyze the correctness of the graphics hardware design and / or device driver implementation.

Description

technical field [0001] The invention relates to graphics hardware, in particular to a method and system for debugging and verifying by using software models instead of hardware design in graphics hardware design. Background technique [0002] Generally, integrated circuit design includes several stages, and different tools are used in each stage. IC designers typically choose one of several programming languages ​​to write their code in. Parallel to the process of writing code is simulation. During simulation, the designer executes a simulation tool that uses program code as input to test the design. Because simulation reveals problems, the designer can edit the code to fix those problems and then simulate again. After the simulation stage, the code is translated into a logical representation of the integrated circuit by a synthesizer. The logical representation is then translated into a physical integrated circuit by other tools, for example, into field programmable gat...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): G06F17/50
Inventor 徐建明黄敏杰周栋
Owner VIA TECH INC
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com