Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Pseudo-wire labeling method for MPLS (Multiple Protocol Label Switching) network virtual exchange embodiment

A virtual switching instance and network virtualization technology, applied in the field of chip processing, can solve the problems of occupying the register memory of chips and devices, different access pseudowires, and complex configuration levels, so as to reduce delay and jitter, save hardware resources, The effect of fewer message processing procedures

Active Publication Date: 2012-02-15
杭州依赛通信有限公司
View PDF5 Cites 4 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0017] 1. There are many objects, resulting in complex configuration levels;
[0018] 2. Software and chips need to deal with the mapping relationship among MAC address, inbound tunnel label, outbound tunnel label, inbound pseudowire label, outbound pseudowire label, pseudowire ID, virtual switching instance ID, etc. There are many internal tables, and the processing procedures are many and complicated;
[0019] 3. The input pseudowires must be different, resulting in a large number of pseudowire tables, occupying resources such as registers and memory of chips and devices

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Pseudo-wire labeling method for MPLS (Multiple Protocol Label Switching) network virtual exchange embodiment
  • Pseudo-wire labeling method for MPLS (Multiple Protocol Label Switching) network virtual exchange embodiment
  • Pseudo-wire labeling method for MPLS (Multiple Protocol Label Switching) network virtual exchange embodiment

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0055] Embodiments of the present invention are described in further detail below in conjunction with accompanying drawings:

[0056] A kind of pseudo wire label method used for MPLS network virtual switching instance, the configuration process in the two-layer virtual private network is as follows:

[0057] (1) Create a virtual switching instance and specify the incoming pseudowire label;

[0058] (2) Add network-side logical ports in the virtual switching instance, specify outgoing pseudowire labels, outgoing tunnel labels, and incoming tunnel labels, and configure the described network-side logical port attributes;

[0059] (3) Add a user-side logical port to the virtual switching instance, the user-side logical port includes a physical port and a virtual local area network identifier, and configure attributes of the user-side logical port.

[0060] A logical port entry and exit table is defined, and the entry and exit table is generated through direct configuration of the...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention relates to a pseudo-wire labeling method for an MPLS (Multiple Protocol Label Switching) network virtual exchange embodiment and a chip processing method for the pseudo-wire labeling method for the MPLS network virtual exchange embodiment. A configuration process in a double-layer virtual private network comprises the following steps: (1) establishing a virtual exchange embodiment and appointing an entry pseudo-wire label; (2) adding a network-side logic port in the virtual exchange embodiment, appointing an exit pseudo-wire label and an exit tunnel label as well as an entry tunnel label, and configuring attributions of the network-side logic port; and (3) adding a user-side logic port in the virtual exchange embodiment and configuring attributions of the user-side logic port, wherein the user-side logic port comprises a physical port and a virtual local area network identification. The chip processing method comprises the following steps: maintaining a double-layer address table of the virtual exchange embodiment of the double-layer virtual private network according to the message, and then performing service forwarding according to a target logic port acquired from the double-layer address table.

Description

technical field [0001] The present invention relates to a method for realizing a virtual switching instance of an MPLS communication device, and a method for realizing the same in a chip, more specifically, to a method for a pseudowire label used for a virtual switching instance of an MPLS network, and a method for using a virtual switching instance of an MPLS network A chip processing method based on the pseudowire label method of the MPLS network virtual switching instance. Background technique [0002] Layer 2 virtual switching instance follows RFC4761 (source: http: / / tools.ietf.org / html / rfc4761: Virtual Private LAN Service (VPLS) Using BGP for Auto-Discovery and Signaling) and RFC4762 (source: http: / / tools.ietf.org / html / rfc4762: Virtual Private LAN Service (VPLS) Using Label Distribution Protocol (LDP) Signaling), in addition to the traditional Layer 2 switch definition, it also defines some multi-protocol label switching in the standard Objects used on the control pla...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): H04L12/56H04L45/50
Inventor 付俊叶钧王时刚金恩江
Owner 杭州依赛通信有限公司
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products