Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

A kind of thin film transistor and its preparation method, array substrate, display device

A technology of thin-film transistors and substrates, applied in transistors, semiconductor/solid-state device manufacturing, semiconductor devices, etc., can solve problems such as signal loss, damage, and cost increase

Active Publication Date: 2016-08-31
BOE TECH GRP CO LTD
View PDF7 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

When the energy barrier at the interface is large and a Schottky contact is formed, it is easy to cause signal loss, thereby affecting the performance of the TFT
[0005] In addition, during the preparation process of the existing metal oxide TFT, when the source and drain metal layers above the metal oxide semiconductor active layer are etched in the subsequent process, the metal oxide semiconductor may be damaged. The active layer is damaged, which leads to the deterioration of TFT performance; therefore, an etching stopper layer is also provided above the metal oxide semiconductor active layer to prevent the subsequent preparation process from possibly affecting the metal oxide semiconductor. source damage
However, the increase of the etch barrier layer will complicate the TFT manufacturing process and increase the cost

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • A kind of thin film transistor and its preparation method, array substrate, display device
  • A kind of thin film transistor and its preparation method, array substrate, display device
  • A kind of thin film transistor and its preparation method, array substrate, display device

Examples

Experimental program
Comparison scheme
Effect test

preparation example Construction

[0042] An embodiment of the present invention provides a method for manufacturing a thin film transistor 10 , which includes forming a gate 101 , a gate insulating layer 102 , a metal oxide semiconductor active layer 103 , a source 104 and a drain 105 on a substrate. The forming the metal oxide semiconductor active layer 103 on the substrate may include: forming an indium oxide-based binary metal oxide pattern layer 1030 on the substrate, the pattern layer including a first pattern 1031 corresponding to the source electrode 104 , the second pattern 1032 corresponding to the drain 105, and the third pattern 1033 corresponding to the gap between the source 104 and the drain 105, and the indium oxide-based binary metal oxide pattern Layer 1030 is in direct contact with the source electrode 104 and the drain electrode 105; the insulating layer formed above the source electrode 104 and the drain electrode 105 is used as a barrier layer, and the indium oxide based The elemental meta...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

Embodiments of the present invention provide a thin film transistor and its preparation method, an array substrate, and a display device, which relate to the field of display technology, can solve the problem of contact resistance between the source, drain and semiconductor active layer, and can reduce the number of patterning processes ,cut costs. The preparation method includes forming a gate, a gate insulating layer, a metal oxide semiconductor active layer, a source electrode and a drain electrode on a substrate; the forming the metal oxide semiconductor active layer includes: forming a first pattern, a second pattern , the third pattern, and the indium oxide-based binary metal oxide pattern layer in direct contact with the source and drain; the insulating layer formed above the source and drain is used as a barrier layer, and ion implantation technology is used to inject the indium oxide The binary metal oxide pattern layer is implanted with metal doping ions and annealed to convert the binary metal oxide in the third pattern into a multi-component metal oxide semiconductor to form a metal oxide semiconductor active layer. Used in the manufacture of display devices.

Description

technical field [0001] The invention relates to the field of display technology, in particular to a thin film transistor and a preparation method thereof, an array substrate, and a display device. Background technique [0002] With the continuous increase of the size of the display and the continuous increase of the frequency of the driving circuit, the mobility of the existing amorphous silicon thin film transistor has been difficult to meet the demand. [0003] High-mobility thin-film transistors (Thin Film Transistor, TFT) include polysilicon TFTs and metal oxide TFTs. However, the uniformity of polysilicon TFT is poor, the manufacturing process is complicated, and it is limited by equipment such as laser crystallization, which is not conducive to large-scale production; while the metal oxide TFT has high mobility, good uniformity, transparency, and simple manufacturing process, which can be better. It satisfies the needs of large-sized liquid crystal displays (Liquid Cr...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): H01L21/28H01L29/786H01L21/336
CPCH01L21/426H01L29/66969H01L29/78693H01L29/78618H01L29/7869H01L21/02565H01L29/24H01L29/78606H01L27/1225
Inventor 赵策姜春生袁广才
Owner BOE TECH GRP CO LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products