Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Semiconductor device structure and preparation method thereof

A device structure and semiconductor technology, applied in the direction of semiconductor devices, electric solid devices, electrical components, etc., can solve the problem of high contact resistance and achieve the effect of low contact resistance

Inactive Publication Date: 2017-09-29
CHANGXIN MEMORY TECH INC
View PDF5 Cites 5 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0007] In view of the above-mentioned shortcomings of the prior art, the object of the present invention is to provide a semiconductor device structure and its preparation method, which is used to solve the problem of high contact resistance formed between the device structure and the silicon material in the prior art, etc.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Semiconductor device structure and preparation method thereof
  • Semiconductor device structure and preparation method thereof
  • Semiconductor device structure and preparation method thereof

Examples

Experimental program
Comparison scheme
Effect test

Embodiment 1

[0065] see Figure 1 ~ Figure 4 , the present embodiment provides a method for preparing a semiconductor device structure, the preparation method comprising the following steps:

[0066] Such as figure 1 S1 and figure 2 Shown, carry out step 1), provide a silicon material layer 11;

[0067] Specifically, the silicon material layer 11 can be any silicon-containing material, including single crystal silicon, polycrystalline silicon, amorphous silicon, or silicon germanium material, such as the silicon material layer 11 is a polycrystalline silicon germanium layer, the silicon The material of the material layer 11 may also be a doped material of any of the above materials, such as intrinsic silicon, P-type silicon, N-type silicon, etc., which are not specifically limited here. Of course, the silicon material layer 11 can also be a laminated structure of at least two layers of materials, such as a laminated structure composed of a polysilicon layer doped with N-type impurities...

Embodiment 2

[0085] see Figure 5 , this embodiment provides a method for fabricating a semiconductor device structure. The difference between the second embodiment and the first embodiment is that in step 2), the intermediate structure 12 further includes a first metal nitride layer 122, and the A first metal nitride layer 122 is formed between the first metal layer 121 and the second metal layer 124 .

[0086] Specifically, the material of the first metal nitride layer 122 includes but not limited to tantalum nitride, palladium nitride, platinum nitride, cobalt nitride, zirconium nitride, nickel nitride, titanium nitride, molybdenum nitride, And the first metal nitride layer 122 is formed by physical vapor deposition (PVD) method (such as evaporation, electroplating or sputtering, etc.), chemical vapor deposition (CVD) method or atomic layer deposition (ALD) method. In addition, the thickness of the first metal nitride layer 122 is 3-50 nm, preferably 5-30 nm or 10-20 nm. In this embodi...

Embodiment 3

[0100] see Figure 6 , this embodiment provides a method for fabricating a semiconductor device structure. The difference between the third embodiment and the second embodiment is that in step 2), the intermediate structure 12 further includes a second metal nitride layer 125, and the The second metal nitride layer 125 is formed between the first metal nitride layer 122 and the second metal layer 124 .

[0101] Specifically, the material of the second metal nitride layer 125 may be tungsten nitride, or W / Si / N-based materials, etc., and the second metal nitride layer 125 is formed by physical vapor deposition (PVD) (such as evaporation, electroplating or sputtering, etc.), chemical vapor deposition (CVD) or atomic layer deposition (ALD) methods. In addition, the thickness of the second metal nitride layer 125 is 1-6 nm, preferably 2-4 nm. In this embodiment, the thickness of the second metal nitride layer 125 is 3 nm.

[0102] It should be noted that, in this embodiment, poly...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

PropertyMeasurementUnit
thicknessaaaaaaaaaa
thicknessaaaaaaaaaa
thicknessaaaaaaaaaa
Login to View More

Abstract

The invention provides a semiconductor device structure and a preparation method. The preparation method comprises the following steps: providing a silicon material layer; forming an intermediate structure on the silicon material layer, wherein the intermediate structure at least comprises a first metal layer, and the first metal layer is formed on the upper surface of the silicon material layer, the intermediate structure also comprises a second metal layer, the second metal layer is formed on the first metal layer, and the material of the second metal layer is different from that of the first metal layer; forming an insulating layer on the upper surface of the intermediate structure at a preset temperature, and in the forming process of the insulating layer, enabling the first metal layer to react with silicon element of the silicon material layer at the preset temperature to generate a first silicified metal layer. Through the technical scheme, relatively low contact resistance can be formed between the semiconductor device structure provided by the invention and the silicon material; the semiconductor device structure provided by the invention can directly serve as a high-temperature-resistant wire; and the semiconductor structure provided by the invention can solve the problem of the contact resistance of a stacked gate structure, and simultaneously the efficiency of the stacked gate structure is guaranteed.

Description

technical field [0001] The invention belongs to the technical field of integrated circuit manufacturing, and in particular relates to a semiconductor device structure with a wire having a multilayer film structure and a preparation method thereof. Background technique [0002] In today's semiconductor industry, silicon material is the main semiconductor substrate used to manufacture electronic components such as transistors and secondary bodies. Its advantages are: 1) low cost; 2) silicon dioxide can be generated during thermal oxidation , wherein silicon dioxide is a strong and stable dielectric film; 3) silicon materials can withstand higher operating temperatures and larger doping ranges. [0003] Due to the wide application of silicon materials, it is necessary to find a material that can form a low-resistance contact layer with silicon materials. If the contact layer can also be directly used as a wire, the complexity of the manufacturing process can be saved. In the p...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): H01L21/28H01L29/423H01L29/45H10B41/30
CPCH01L29/401H01L29/42324H01L29/456H01L29/40114H10B41/30H01L29/4975
Inventor 不公告发明人
Owner CHANGXIN MEMORY TECH INC
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products