High Resolution Digital Pulse Width Modulator Based on Dual Frequency Multiphase Clock
A digital pulse width modulation, multi-phase clock technology, applied in the direction of pulse duration/width modulation, etc., can solve the problem of low resolution and achieve the effect of improving resolution
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment Construction
[0023] The following examples refer to Figure 1-3 .
[0024]The high-resolution digital pulse width modulator based on the dual-frequency multi-phase clock of the present invention includes a data processing unit (Data_pro), two multi-phase clock arrays (Clk11array, Clk22array) of different frequencies, two counting units (Cnt1, Cnt2), Two value equality judgment units (Eqd1, Eqd2), two AND gate logic units (and1, and2) and one RS flip-flop (RStrigger). data_in[P0:0] is the digital signal input to DPWM, DPWM_out is the pulse width modulation signal output by DPWM, and data_in[P0:0] is proportional to the duty cycle of DPWM_out. The signal frequencies of the two multi-phase clock arrays Clk11array and Clk22array are different, but both have N×M phase clocks, and the duty cycle of each phase clock is 1 / (N×M). The above two multi-phase clock arrays are represented by Clk11array[0˜(N×M−1)] and Clk22array[0˜(N×M−1)] in the following.
[0025] The invention is based on the worki...
PUM
Login to View More Abstract
Description
Claims
Application Information
Login to View More 