Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Floating-point adder circuitry

A circuit, floating-point number technology, applied in the field of dynamic bit expansion and shifting technology, can solve problems such as expensive

Active Publication Date: 2015-03-18
ALTERA CORP
View PDF2 Cites 15 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

However, performing normalization can be expensive in terms of circuit area as well as operational latency

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Floating-point adder circuitry
  • Floating-point adder circuitry
  • Floating-point adder circuitry

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0019] Embodiments of the present invention relate to performing floating point arithmetic operations in integrated circuits, and more particularly to dynamic bit extension and shifting techniques for floating point operations.

[0020] Floating point arithmetic is typically implemented according to the IEEE754 standard, which defines floating point numbers as having a sign, mantissa, and exponent, and where it is required that the mantissa be always normalized because the standard implies a leading "1". Furthermore, floating-point addition and subtraction require the mantissas of the floating-point operands to be aligned in such a way that the exponents of the floating-point operands are equal.

[0021] Situations in which several floating-point addition or subtraction operations are performed sequentially (for example, addition of two or more numbers in a tree structure) frequently arise. Such sequential addition or subtraction operations require normalization of the mantiss...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

An integrated circuit is provided that performs floating-point addition or subtraction operations involving at least three floating-point numbers. The floating-point numbers are pre-processed by dynamically extending the number of mantissa bits, determining the floating-point number with the biggest exponent, and shifting the mantissa of the other floating-point numbers to the right. Each extended mantissa has at least twice the number of bits of the mantissa entering the floating-point operation. The exact bit extension is dependent on the number of floating-point numbers to be added. The mantissas of all floating-point numbers with an exponent smaller than the biggest exponent are shifted to the right. The number of right shift bits is dependent on the difference between the biggest exponent and the respective floating-point exponent.

Description

[0001] This application claims priority to US Patent Application No. 14 / 019,196, filed September 5, 2013, which is hereby incorporated by reference in its entirety. technical field [0002] The present invention relates to performing floating point arithmetic operations in integrated circuits, and more particularly to dynamic bit extension and shifting techniques for floating point operations. Background technique [0003] Floating point arithmetic is generally implemented according to the IEEE754 standard, which defines floating point numbers as having a sign, mantissa, and exponent, with the requirement that the mantissa be always normalized because the standard implies a leading "1". However, performing normalization can be expensive in terms of circuit area as well as operational latency. Some floating-point operations also require that floating-point operands be manipulated as part of the floating-point operation. For example, floating-point addition and subtraction re...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): G06F7/485
CPCG06F7/49915G06F7/485G06F17/10G06F5/012G06F2207/483
Inventor T·柴可夫斯基
Owner ALTERA CORP
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com