Paralleled decoding system of FAST protocol and realization method of paralleled decoding system

An implementation method and protocol technology, which is applied in the field of decoding system, can solve the problems of high-frequency securities trading delay impact, etc., and achieve the effect of reducing overhead and improving decoding speed
CN104699448AInactive Publication Date: 2015-06-10SHANGHAI JIAO TONG UNIV
4 Cites 9 Cited by

Patent Information

Authority / Receiving Office
CN · China
Patent Type
Applications(China)
Current Assignee / Owner
SHANGHAI JIAO TONG UNIV
Publication Date
2015-06-10
Estimated Expiration
Not applicable · inactive patent

Smart Images

  • Figure 1
    Figure 1
  • Figure 2
    Figure 2
Patent Text Reader

Abstract

The invention discloses a paralleled decoding system of a FAST protocol and a realization method of the paralleled decoding system. The system comprises a mask module, a command module and a decoding module, wherein the mask module is used for receiving data input and extracting a plurality of most significant digits from input data as stop bit marks to control the output of the mask module; the mask module is used for carrying out field separation on the input data according to a plurality of stop bits; the command module is used for receiving and storing fields divided from the mask module and a state machine is used for controlling the input fields to be matched with FAST template information; the decoding module utilizes four paralleled decoding units and is responsible for decoding the fields transmitted by the command module; each unit is responsible for decoding each field. According to the paralleled decoding system, the paralleled field separation and decoding are carried out so that the decoding speed of the system can be effectively improved; meanwhile, parameterized template information can be stored and the cost for replacing a template can be reduced.
Need to check novelty before this filing date? Find Prior Art

Description

technical field

[0001] The present invention relates to a decoding system of the FAST protocol and an implementation method thereof, in particular to an FPGA-based parallel decoding system of the FAST protocol (financial compression protocol) and an implementation method thereof. Background technique

[0002] In recent years, with the rapid development of domestic and foreign capital markets, capital mobility has increased and financial transaction methods have become increasingly diversified. As an emerging trading method, high-frequency trading (High-frequency Trading, HFT) is increasingly being highly concerned by practitioners in the financial securities industry.

[0003] High-frequency trading is a major algorithmic trading model applied in finance. To be precise, high-frequency trading uses complex technical tools and computer algorithms to quickly trade securities, such as using proprietary trading strategies to buy or sell at the second or even microsecond level th...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More