Unlock instant, AI-driven research and patent intelligence for your innovation.

A method of manufacturing finfet structure using stress memory technology

A stress memory technology and a stress layer technology, applied in the field of manufacturing FinFET structures using stress memory technology, can solve problems such as not being applicable to FinFET structures, and achieve the effects of increased stress contact area, strong stress effect, and improved performance

Active Publication Date: 2018-06-22
SHANGHAI HUALI MICROELECTRONICS CORP
View PDF3 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0008] However, as the size of the device decreases, for example, in the manufacture of a three-dimensional FinFET (fin field effect transistor), due to the complexity of the device, the above-mentioned stress memory technology applied to the planar semiconductor device cannot be applied to the FinFET. structure

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • A method of manufacturing finfet structure using stress memory technology
  • A method of manufacturing finfet structure using stress memory technology
  • A method of manufacturing finfet structure using stress memory technology

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0029] The specific embodiment of the present invention will be further described in detail below in conjunction with the accompanying drawings.

[0030] It should be noted that, in the following specific embodiments, when describing the embodiments of the present invention in detail, in order to clearly show the structure of the present invention for the convenience of description, the structures in the drawings are not drawn according to the general scale, and are drawn Partial magnification, deformation and simplification are included, therefore, it should be avoided to be interpreted as a limitation of the present invention.

[0031] In the following specific embodiments of the present invention, please refer to figure 1 , figure 1 It is a flowchart of a method for manufacturing a FinFET structure using stress memory technology in the present invention; at the same time, please refer to Figure 2 to Figure 7 , Figure 2 to Figure 7 is a preferred embodiment of the prese...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a method for manufacturing a FinFET structure by a stress memorization technique. The method comprises the following steps: forming a Fin structure, gates and gate side walls on a substrate, removing the Fin parts outside the channels in the lower parts of the gates, sequentially forming an etching stop layer and a stress layer on the substrate in an NMOS area to cover the gate structures, and performing a high-temperature annealing process; and then, removing the stress layer and the etching stop layer, retaining the tensile stress directly applied by the stress layer to the two sides of the Fin channels, and restoring part of the Fins outside the channels in the lower parts of the gates to form a new Fin structure. According to the invention, the stress layer directly applies tensile stress to the two sides of the Fin channels, the stress contact area of the Fin channels is increased, a stronger stress effect can be achieved on an NMOS channel, higher electron mobility is gained, and the performance of semiconductors is improved.

Description

technical field [0001] The invention relates to the technical field of semiconductor integrated circuit manufacturing, and more particularly, to a method for manufacturing a FinFET structure using stress memory technology. Background technique [0002] As the miniaturization of the feature size of VLSI continues, the size of field effect transistors is also getting smaller and faster, and the operation speed is also getting faster. How to effectively improve electron transport performance and improve the driving current of circuit components is becoming increasingly important. [0003] By increasing the carrier mobility in the channel region, the driving current of the CMOS device can be increased, and the performance of the device can be improved. An effective mechanism to increase carrier mobility is to create stress in the channel region. [0004] Generally speaking, the mobility of electrons in silicon increases with the increase of tensile stress along the electron mi...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): H01L21/336
CPCH01L29/66795
Inventor 黄秋铭
Owner SHANGHAI HUALI MICROELECTRONICS CORP