A kind of on-chip self-test circuit and method of storage unit for RRAM

A cell and self-test technology, applied to the on-chip self-test circuit and field of memory cells used in RRAM, can solve the problems of time-consuming and complicated test excitation, save array read operations, save test costs, and simplify The effect of the test sequence
CN105047229BActive Publication Date: 2017-11-10XI AN UNIIC SEMICON CO LTD

Patent Information

Authority / Receiving Office
CN Β· China
Patent Type
Patents(China)
Current Assignee / Owner
XI AN UNIIC SEMICON CO LTD
Publication Date
2017-11-10

Smart Images

  • Figure 1
    Figure 1
  • Figure 2
    Figure 2
  • Figure 3
    Figure 3
Patent Text Reader

Abstract

The invention relates to a storage unit chip self-test circuit and method for RRAM, including a latch module, a latch enable module, a write-back address module and a page buffer write-back module; the latch module is used to receive a success flag bit, and sample the successful flag bit of the current address when the latch signal is received; the latch enable module is used to generate a latch signal when it is known that the current operation is the last operation of the current address; the write-back address module It is used to extract the current address information from the address generator when it is known that the current operation is the last operation of the current address, and send it to the page buffer write-back module; the page buffer write-back module generates write-back address information and write-back enable , and sent to the page cache. The present invention solves the technical problems of time-consuming and cumbersome test incentives in the existing memory chip testing method. The present invention can more realistically perform self-test statistics on the on-chip storage array pages, and record and reflect the location information of the damaged units on the pages. in the cache module.
Need to check novelty before this filing date? Find Prior Art

Description

technical field

[0001] The invention relates to an on-chip detection method of a storage unit used in RRAM. Background technique

[0002] As a traditional mainstream non-volatile storage medium, FLASH memory plays a core and indispensable role in the field of electronic information. With the continuous shrinking of the process size, due to complex mask patterns and expensive manufacturing costs, increasing word line leakage and crosstalk between cells, and fewer and fewer electrons in the floating gate, FLASH memory development has been restricted. Therefore, the industry gradually researches and develops some emerging non-volatile memories, such as CBRAM, MRAM, PRAM, RRAM and so on. Among them, RRAM, as a new type of non-volatile data storage technology, has the advantages of high speed, large capacity, low power consumption, low cost and high reliability. RRAM is generally considered to be the best alternative to FLASH memory. Potential new memory.

[0003] Like the no...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More