Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

A Fixed Bit Width Multiplier with High Accuracy and Low Energy Consumption

A low-energy, fixed-bit technology, used in instruments, electrical digital data processing, digital data processing components, etc., can solve the problem of large errors in operation results and accurate results, and restrict the application range and application value of fixed-bit width CSD multipliers. lower problem

Inactive Publication Date: 2017-09-01
UNIV OF ELECTRONICS SCI & TECH OF CHINA
View PDF4 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

The full-precision calculation and truncation method is to truncate the digits with lower weight on the result of the full-precision calculation, and then use the constant compensation method to achieve higher precision, but its power consumption and speed are not superior to the full-precision design. ; Although the direct truncation method has lower power consumption and faster speed, the calculation result has a larger error than the accurate result, so the application value is low
The traditional fixed-bit-width CSD multiplier has obvious shortcomings in the design of the compensation method, which greatly restricts the application range of the fixed-bit-width CSD multiplier.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • A Fixed Bit Width Multiplier with High Accuracy and Low Energy Consumption
  • A Fixed Bit Width Multiplier with High Accuracy and Low Energy Consumption
  • A Fixed Bit Width Multiplier with High Accuracy and Low Energy Consumption

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0050] In order to improve the problem that the traditional fixed-bit-width CSD multiplier cannot take into account accuracy, power consumption and speed, the invention designs a low-bit compensation circuit with high precision, adopts a simple circuit structure, reduces the hardware overhead of the whole circuit, and improves the multiplication rate. the operating speed of the device. The low-order compensation structure of the present invention can be operated in parallel with the partial product compression circuit to a certain extent, which further improves the operation speed of the overall circuit;

[0051] This example works as follows:

[0052] This example is mainly divided into four main circuit parts, CSD coding circuit, high-order partial product generating circuit, low-order compensation circuit and partial product compression circuit.

[0053] The CSD encoding circuit uses an iterative serial structure such as figure 2 and image 3 As shown, its logical expre...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention relates to the technical field of integrated circuits, in particular to a high-precision, low-energy consumption fixed-bit-width multiplier. The high-precision fixed-bit-width multiplier of the present invention includes a CSD encoding circuit, a high-order partial product generation circuit, a low-order compensation circuit, and a partial product compression circuit. The input terminal of the CSD encoding circuit is connected to external input data, and its output terminal is connected to the high-order part. product generation circuit and low compensation circuit; the high-order partial product generation circuit is connected to external input data, and its output terminal is connected to a partial product compression circuit; the low-order compensation circuit is connected to external input data, and its output terminal is connected to a partial product compression circuit; The output terminal of the partial product compression circuit is connected with external output data. The beneficial effect of the invention is that a fixed bit width CSD multiplier with low power consumption and higher speed is realized, and a practical fixed bit width multiplier design with high precision and low energy consumption is realized. The invention is especially suitable for realizing high-precision multiplication with low energy consumption and fixed bit width.

Description

technical field [0001] The invention belongs to the technical field of integrated circuits, and in particular relates to a fixed bit width multiplier with high precision and low energy consumption. Background technique [0002] The multiplier is a very important basic unit in digital integrated circuits. In digital system design, the performance and power consumption of the multiplier largely affect the entire digital system. [0003] In the multiplier design, the encoding circuit is generally used to encode the multiplier to reduce the number of non-zero bits in the multiplier to reduce the generation of partial products, and then reduce the number of adders used to accumulate partial products to simplify hardware. The purpose of reducing power consumption and increasing the speed of multiplication. Among them, the CSD (Canonical Signed Digit) encoder is a redundant signed number encoding method applied to the multiplication operation. Its advantage is that it can reduce ...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): G06F7/523
Inventor 贺雅娟张子骥李金朋史兴荣甄少伟罗萍张波
Owner UNIV OF ELECTRONICS SCI & TECH OF CHINA
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products