A method of isolation to avoid smbus interference
A technology that interferes with and isolates chips. It is applied in the field of server management and can solve problems such as unstable SMBUS interface level status, affecting the normal operation of BMC, and SMBUS impact.
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment Construction
[0016] An isolation method to avoid SMBUS interference. When a group of SMBUS from the server BMC mounts non-SMBUS interface devices, an isolation chip is added to the non-SMBUS interface devices for isolation, and the GPIO output of the non-SMBUS interface devices is enabled to the isolation chip. Pin, when the initialization of non-SMBUS interface devices is completed, according to the program setting, different GPIOs output different levels, and output a high level after passing through the XOR gate to turn on the isolation chip, and the mounted SMBUS will be normally controlled by the BMC. management and monitoring.
[0017] In addition, the present invention also provides an isolation circuit for avoiding SMBUS interference. A group of SMBUS mounted non-SMBUS interface equipment GPIOs from the server BMC are connected to the OE pin enabling pin of the SWITCH chip through an XOR gate, and the non-SMBUS interface During the initialization process of the device, the GPIO lev...
PUM
Abstract
Description
Claims
Application Information
- R&D Engineer
- R&D Manager
- IP Professional
- Industry Leading Data Capabilities
- Powerful AI technology
- Patent DNA Extraction
Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.
© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com