Radar digital pulse compression direct current removing method based on FPGA

A digital pulse and direct current removal technology, which is applied in the radar field, can solve problems such as the difficulty of cleaning the light window of a large area array CCD, achieve the effect of occupying less memory, less hardware resources, and ensuring computing efficiency

Active Publication Date: 2018-06-22
BEIJING HUAHANG RADIO MEASUREMENT & RES INST
View PDF5 Cites 3 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0005] In view of the above-mentioned analysis, the present invention proposes a method for cleaning the light window of a large area array CCD to solve the difficult problem of cleaning the light window of a large area array CCD

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Radar digital pulse compression direct current removing method based on FPGA
  • Radar digital pulse compression direct current removing method based on FPGA
  • Radar digital pulse compression direct current removing method based on FPGA

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0033] Preferred embodiments of the present invention will be specifically described below in conjunction with the accompanying drawings, wherein the accompanying drawings constitute a part of the application and are used together with the embodiments of the present invention to explain the principle of the present invention.

[0034] A specific embodiment of the present invention discloses a method for removing direct current by compressing radar digital pulses based on FPGA, such as figure 2 shown, including the following steps:

[0035] Step S1, determine the sequence length of the input signal sig, and generate a ones signal of a sequence length equal to the input signal sequence, all of which are 1s;

[0036] The input signal is the sig signal before pulse compression, which contains a DC component, expressed as the sum of the DC component and the AC component, that is: where X(n) is expressed as a DC component, Expressed as the AC component, f i Indicates the frequ...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

The invention provides a radar digital pulse compression direct current removing method based on an FPGA. The method comprises the following steps of in an input sequence sig, synchronously inputtingan all 1 sequence Ones with a length which is the same with that of an input sequence; carrying out FFT operation on the input sequence and the all 1 sequence simultaneously; carrying out an operationof accumulating and calculating a mean value on the input sequence simultaneously; and multiplying the mean value result of the input sequence by the FFT result of the all 1 sequence and then subtracting the FFT result of the input sequence sig, and then acquiring a direct current component removing result. In the invention, 1 bit input is only needed and occupied memories are less; extra delay is not introduced, occupied hardware resources are less and operation efficiency can be effectively guaranteed; and through reasonably selecting a realization method, the calculating speed of pulse compression, hardware resource occupation and other performance indexes can be optimal, and the method can be widely applied to modern radar signal processing.

Description

technical field [0001] The invention belongs to the field of radar, and in particular relates to an FPGA-based radar digital pulse compression method for removing direct current. Background technique [0002] With the rapid development of contemporary radar system and technology, the range of radar detection, the minimum resolution of the target distance and the measurement accuracy are all key performance indicators to measure the radar system. Through digital pulse compression technology, the wide pulse signal is compressed into a narrow pulse for processing. This not only satisfies the detection range of the radar but also improves the radar operating range and distance resolution. Pulse compression is also called matched filtering. With the development of modern high-resolution radar technology, digital pulse compression technology is widely used in current radar signal processing. In radar signal processing, in order to achieve a good processing effect, it is necessary...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
Patent Type & Authority Applications(China)
IPC IPC(8): G01S13/28G01S7/292
CPCG01S7/2923G01S13/28
Inventor 李长存张辉尹珏玮高嵩赵晓明付常焜
Owner BEIJING HUAHANG RADIO MEASUREMENT & RES INST
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products