A fpga-based radar digital pulse compression method to remove DC
A digital pulse and DC removal technology, applied in the field of radar, can solve the problem of inability to achieve DC removal, and achieve the effect of occupying less hardware resources, ensuring computing efficiency, and occupying less memory
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment Construction
[0033] Preferred embodiments of the present invention will be specifically described below in conjunction with the accompanying drawings, wherein the accompanying drawings constitute a part of the application and are used together with the embodiments of the present invention to explain the principle of the present invention.
[0034] A specific embodiment of the present invention discloses a method for removing direct current by compressing radar digital pulses based on FPGA, such as figure 2 shown, including the following steps:
[0035] Step S1, determine the sequence length of the input signal sig, and generate a ones signal of a sequence length equal to the input signal sequence, all of which are 1s;
[0036] The input signal is the sig signal before pulse compression, which contains a DC component, expressed as the sum of the DC component and the AC component, that is: where X(n) is expressed as a DC component, Expressed as the AC component, f i Indicates the frequ...
PUM
Login to View More Abstract
Description
Claims
Application Information
Login to View More 


