Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Multi-valued quantizer output design and assignment method

A quantizer and output technology, applied in the computer field, can solve problems such as slow development and achieve the effect of reliable implementation

Pending Publication Date: 2018-07-10
胡五生
View PDF4 Cites 4 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0002] So far all computers and their related digital systems are binary. Although multi-valued computing has many advantages, it develops very slowly because there is no key hardware supporting multi-valued computing. It can be said that multi-valued computers, especially decimal The realization of computer is almost zero, in view of this situation, the present invention proposes a kind of simple and effective multi-value calculation implementation circuit, especially the effective method of ten-value calculation and realizes multi-value, especially ten-value addition and subtraction with binary hardware , multiplication, division arithmetic operations and the key circuits of logic operations, which are called "quantization logic" and their circuits

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Multi-valued quantizer output design and assignment method
  • Multi-valued quantizer output design and assignment method
  • Multi-valued quantizer output design and assignment method

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0035] refer to figure 1, using several PNP transistors Q0, Q1, Q2,...Qn as output drive tubes, Q0, Q1, Q2,...Qn drive tube emitters and patent 00105165.2 Figure 8 F1, F2, F3, ..... Fn are connected, the bases of Q0, Q1, Q2, ... Qn drive tubes are connected to each other and connected to the positive pole +ref of the reference power supply, Q0, Q1, Q2, Each collector of ...Qn forms an open-collector output, which in turn forms OC0, OC1, OC2...OCn output.

[0036] refer to figure 2 , using a number of PNP transistors Q0, Q1, Q2,...Qn as output drive tubes, Q0, Q1, Q2,...Qn drive tube emitters and patent 00105162.8 Figure 8 F1, F2, F3, ..... Fn are connected, the bases of Q0, Q1, Q2, ... Qn drive tubes are connected to each other and connected to the positive pole +ref of the reference power supply, Q0, Q1, Q2, Each collector of ...Qn forms an open-collector output, which in turn forms OC0, OC1, OC2...OCn output.

[0037] refer to image 3 , using several PNP transistors...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a multi-valued quantizer output design and assignment method, which is characterized in that a plurality of PNP triodes Q0, Q1, Q2,...,Qn are used as output driving transistors; emitters of the Q0, Q1, Q2,...,Qn driving transistors are connected with output ends F1, F2, F3,..., Fn of a claim 5 in a patent 00105165.2, a claim 3 of 00105162.8 and a claim 4 of 00105164.4; thebases of the Q0, Q1, Q2,...,Qn driving transistors are mutually connected and are connected with the positive electrode of a reference power supply +ref; the collectors of the Q0, Q1, Q2,...,Qn form collector open circuit outputs to sequentially form OC0, OC1, OC2...OCn outputs; output end lines of OC0, OC1, OC2...OCn are arranged according to serial numbers to form a group of output line groups with continuous numbers, the continuous sequential numbers of the line group are used to calibrate the bit weight values, the weight value calibrated by a serial number and the belonging weight value of the line group position are concident, and one line group is a standard bit weight output.

Description

technical field [0001] The present invention relates to the field of computer technology, in particular to the realization of one of the basic hardware of a multi-valued computer "the output design and assignment method of a multi-valued quantizer" technical background [0002] So far all computers and their related digital systems are binary. Although multi-valued computing has many advantages, it develops very slowly because there is no key hardware supporting multi-valued computing. It can be said that multi-valued computers, especially decimal The realization of computer is almost zero, in view of this situation, the present invention proposes a kind of simple and effective multi-value calculation implementation circuit, especially the effective method of ten-value calculation and realizes multi-value, especially ten-value addition and subtraction with binary hardware , Multiplication, division arithmetic operations and key circuits of logic operations are called "quanti...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): H03K19/20
CPCH03K19/20
Inventor 胡五生
Owner 胡五生
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products