Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

MOS (Metal Oxide Semiconductor) tube grid control transmission type multi-system and decimal bit weight multiplier

A MOS tube and gate control technology, applied in the computer field, can solve problems such as slow development and achieve the effect of effective hardware support

Pending Publication Date: 2020-09-01
胡五生
View PDF2 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0003] So far all computers and their related digital systems are binary. Although multi-valued computing has many advantages, it develops very slowly because there is no key hardware to support multi-valued computing. It can be said that multi-valued computers, especially decimal The realization of computer is almost zero, in view of this situation, the present invention proposes a kind of simple and effective multi-value calculation implementation circuit, especially the effective method of ten-value calculation and realizes multi-value, especially ten-value addition and subtraction with binary hardware , multiplication, division arithmetic operations and the key circuits of logic operations, which are called "quantization logic" and their circuits

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • MOS (Metal Oxide Semiconductor) tube grid control transmission type multi-system and decimal bit weight multiplier
  • MOS (Metal Oxide Semiconductor) tube grid control transmission type multi-system and decimal bit weight multiplier
  • MOS (Metal Oxide Semiconductor) tube grid control transmission type multi-system and decimal bit weight multiplier

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0119] refer to figure 2 (1), 2(2), 2(3), use the unit circuit described in claim 3 in the multi-ary system arithmetic operator of quantization logic of two patent applications 201711119713.x to form two fractal integrated unit circuits MOS tube gate control module, multiplied by 0 module, multiplied by 1 module. Multiply by 0 module by figure 2 The method described in (1) and figure 1 (1) In the multiplication table, the input and output bit weight information are correspondingly connected to the input and output bit weight bus. Multiply by 1 module according to figure 2 The method described in (2) and figure 1(1) In the multiplication table, the input and output bit weight information are correspondingly connected to the input and output bit weight bus. Finally follow figure 2 (3) The method of multiplying 0 module, multiplying the input and output bus of 1 module is connected together as the bit weight input and output of the multiplier according to the line numbe...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a one-bit multi-valued digital multiplier (MOS tube grid control transmission type multi-system and decimal bit weight multiplier) composed of MOS tubes. The one-bit multi-valued digital multiplier is composed of multiple-valued multiplication modules in different forms. The multi-valued multiplication module is provided with a 0 multiplying module, a 1 multiplying module,a 2 multiplying module,..., and an N multiplying module; the module is formed by combining and connecting arithmetic units which are connected in different modes. The unit is formed by permutation andcombination of units according to the claim 3 of the patent application 20171111971. X 'a multi-system arithmetic operator of quantitative logic assignment fractal integrated unit circuit '. Grid electrodes of MOS tubes of all units are connected together to serve as a control end and are connected with one numerical value end of one set of bit weight input, drain electrodes of all units in the module serve as the other set of bit weight data input end, and the formed module is called as a grid-control multiplication operation module. Module output is divided into two groups, one group is standard output, and the number of output lines is different according to different carry systems of selected circuits.

Description

technical field [0001] The present invention relates to the field of computer technology, in particular to the realization of one of the basic hardware of a multi-valued computer "MOS tube gate control transmission type multi-ary and decimal bit weight multiplier" [0002] technical background [0003] So far all computers and their related digital systems are binary. Although multi-valued computing has many advantages, it develops very slowly because there is no key hardware supporting multi-valued computing. It can be said that multi-valued computers, especially decimal The realization of computer is almost zero, in view of this situation, the present invention proposes a kind of simple and effective multi-value calculation implementation circuit, especially the effective method of ten-value calculation and realizes multi-value, especially ten-value addition and subtraction with binary hardware , Multiplication, division arithmetic operations and key circuits of logic opera...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): G06F7/523
CPCG06F7/523
Inventor 胡五生
Owner 胡五生
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com