Unlock instant, AI-driven research and patent intelligence for your innovation.

Semiconductor device and manufacturing method thereof

A manufacturing method and semiconductor technology, applied in semiconductor devices, electric solid state devices, electrical components, etc., can solve problems such as reducing production efficiency and increasing manufacturing costs, and achieve the effects of improving production efficiency, reducing manufacturing processes, and reducing manufacturing costs.

Active Publication Date: 2021-07-09
SHANGHAI HUAHONG GRACE SEMICON MFG CORP
View PDF5 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

The manufacturing process of the above-mentioned semiconductor device has a shortcoming in that the N-type heavily doped N-type source / drain region in the N-type drain region in the split-gate flash memory device unit and the N-type heavily doped logic device unit in the semiconductor device is formed using Two ion implantation processes and two different ions are used, which increases manufacturing costs and reduces production efficiency

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Semiconductor device and manufacturing method thereof
  • Semiconductor device and manufacturing method thereof
  • Semiconductor device and manufacturing method thereof

Examples

Experimental program
Comparison scheme
Effect test

Embodiment 1

[0030] Please refer to figure 2 and image 3 , present embodiment 1 provides a kind of manufacturing method of the semiconductor device that can reduce manufacturing cost and improve production efficiency, and present embodiment is described taking single-chip microcomputer (MCU) as example, and its specific steps include:

[0031] Step 101, providing a substrate 10;

[0032] Step 102, respectively forming a split-gate flash memory device unit 20 and a logic device unit 30 on the substrate 10; wherein the split-gate flash memory device unit 20 is the memory part of the single-chip microcomputer, and wherein the logic device unit 30 is the logic of the single-chip microcomputer Control section.

[0033] Step 103, using the NPLUS mask and phosphorous ions to perform an ion implantation process on the split-gate flash memory device unit 20 and the logic device unit 30 simultaneously, thereby forming an N-type drain region (N-type drain region) in the split-gate flash memory de...

Embodiment 2

[0036] Please refer to Figure 4 to Figure 8 , the manufacturing method of the semiconductor device provided in the second embodiment, the specific steps are as follows:

[0037] Step 201, providing a substrate 10, such as Figure 5 shown.

[0038] Step 202, respectively forming the split-gate flash memory device unit 20 and the logic device unit 30 on the substrate 10, such as Figure 5 shown. Wherein, the split-gate flash memory device unit 20 is the memory part of the single-chip microcomputer, and the logic device unit 30 is the logic control part of the single-chip microcomputer.

[0039] Please refer to Figure 5 The step of forming the split-gate flash memory device unit 20 in this step 202 includes: forming a tunnel oxide layer 21, a floating gate 22, a word line 23, sidewalls 24, a source region 25 and a source electrode on the substrate 10 line 26 , and a bit line 27 extending upward along the substrate 10 and spaced from the spacer 24 . The steps of forming th...

Embodiment 3

[0050] Please refer to Image 6 , the third embodiment provides a semiconductor device, including a split-gate flash memory device unit 20 and a logic device unit 30 formed on the same substrate 10 .

[0051] Wherein, the split-gate flash memory device unit 20 includes a tunnel oxide layer 21, a floating gate 22, a word line 23, a sidewall 24, a source region 25, and a source line 26 formed on the substrate 10, and along the The bit line 27 extending upward from the substrate 10 and spaced from the sidewall 24, the outer side of the sidewall 24 of the split-gate flash memory device unit 20 is formed with a first spacer oxide layer 29, the first spacer There is a gap between the oxide layer 29 and the bit line 27 , and a heavily doped N-type drain region 28 is formed in the substrate 10 between the first interval oxide layer 29 and the bit line 27 .

[0052] Wherein, the logic device unit 30 includes an insulating oxide layer 31 and a gate structure 32 formed on the substrate ...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

PropertyMeasurementUnit
thicknessaaaaaaaaaa
Login to View More

Abstract

The present invention provides a semiconductor device and a manufacturing method thereof. The method includes providing a substrate, forming a split-gate flash memory device unit and a logic device unit on the substrate, and forming sidewalls of the split-gate flash memory device unit on the sidewalls. A first spacer oxide layer is formed on the outer side, and the same mask and the same ion are used in the same ion implantation process to simultaneously irrigate the substrate and all parts between the first spacer oxide layer and the bit line of the split-gate flash memory device unit. The substrate between the sidewall spacers of the logic device unit and the isolation structure is ion implanted, and a heavily doped oxide layer is formed in the substrate between the first spacer oxide layer and the bit line of the split-gate flash memory device unit. In the N-type drain region, heavily doped N-type source / drain regions are formed in the substrate between the spacers of the logic device unit and the isolation structure. The present invention can overcome the lateral punch-through effect, as well as reduce the manufacturing cost and improve the production efficiency.

Description

technical field [0001] The invention relates to the field of integrated circuit design, in particular to a semiconductor device and a manufacturing method thereof. Background technique [0002] A semiconductor device, such as a microcontroller (MCU), includes a split-gate flash memory device unit and a logic device unit, and the logic device alone is, for example, a control unit. Please refer to figure 1 , when manufacturing a single-chip microcomputer, after the split-gate flash memory device unit 20 and the logic device unit 30 are respectively formed in the same substrate 10, it is necessary to use two masks and two kinds of ions to carry out ion implantation processes to form N-type drain regions respectively. (N-type graded drain, NGRD) and N-type heavily doped (NPLUS, N+) N-type source / drain regions. One of the ion implantation processes is to use NGRD mask and arsenic (As) ions to form heavily doped N-type drain region 28 in split-gate flash memory device unit 20, a...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): H01L27/11531H10B41/42
CPCH10B41/42
Inventor 韩国庆徐涛
Owner SHANGHAI HUAHONG GRACE SEMICON MFG CORP