Integer and half-integer frequency divider based on characteristic state feedback

Abstract

The invention belongs to the technical field of frequency dividers of integrated circuits, and particularly provides an integer and half-integer frequency divider based on characteristic state feedback. The frequency divider comprises a clock phase inverter, an N-bit binary counter, an output clock selector and a feedback controller; and the feedback controller comprises a level type characteristic state decoder, a triggering type characteristic state decoder, a level type inverter and a triggering type inverter. According to the frequency divider, by feeding back characteristic states determined by a frequency division coefficient and conducting phase processing on an input clock, the binary counter is triggered at the edge designated by a to-be-divided clock, and the counting bit corresponding to the frequency division coefficient is selected and output to serve as a frequency division clock; and only an interface signal of the binary counter needs to be processed, the internal structure of the binary counter does not need to be changed, the advantages of being simple in design and high in universality are achieved, and not only can complete integer and semi-integer frequency division be achieved, but also the duty ratio of the frequency division clock can be adjusted by taking a 0.5 input clock cycle as the precision.

Description

technical field [0001] The invention belongs to the technical field of frequency dividers of integrated circuits, in particular to integer and half-integer frequency dividers based on characteristic state feedback. Background technique [0002] The frequency divider converts the frequency to f in The clock to be divided is reduced to a frequency of f according to a certain frequency division factor (M) out The frequency division clock, where f out =f in / M, as the input clock of the electronic system, so it has a wide range of applications in the circuit. At the same time, because many applications require the input clock to have a certain duty cycle, for example: circuit structures such as pipelines require the clock to have a 50% duty cycle to ensure that the circuit can work efficiently; wireless receivers use a duty cycle of 25% quadrature signal generator for improved performance. Therefore, the duty cycle is also an important indicator of the frequency divider, an...

AI Technical Summary

Problems solved by technology

[0005] The object of the present invention is to provide a kind of integer and half-integer frequency divider based on characteristic state feedback, to solve above-mentioned known integer and half-integer frequency divider based on double-edge triggering existence complicated circuit structure but not universal, frequency division coefficient is different Complete and difficult to adjust the duty cycle

Images