Unlock instant, AI-driven research and patent intelligence for your innovation.

An improved three-level clos routing method based on fpga crossover

A routing and cross-switch technology, applied in the field of improved three-level CLOS routing based on FPGA cross-connect, can solve problems such as the inability to meet large-capacity cross-switch capabilities, blocking, etc., to meet large-capacity cross-connect requirements, increase flexibility, and solve large The effect of cross-capacity requirements

Active Publication Date: 2020-09-22
TOEC TECH
View PDF6 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

Under the current trend of continuous expansion of the entire IP network traffic and scale, higher requirements are put forward for the large-capacity cross-switching capability in optical communications. As well as the minimum resource requirements, the traditional input stage / output stage and the intermediate stage have one and only one connection link, which cannot meet the large-capacity cross-switching capability. For the three-stage CLOS architecture (m=32, r=12, n =16) with 192 channels of input and output large-capacity crossover, the traditional framework still has a blocking probability for small granularity time slot crossover

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • An improved three-level clos routing method based on fpga crossover
  • An improved three-level clos routing method based on fpga crossover
  • An improved three-level clos routing method based on fpga crossover

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0025] The operating platform of the present invention is a large-capacity TBits-level crossover device. The device needs to be filled with 12 service boards, 2 switching boards, and 1 main control board. After the device is powered on, the control program on each board starts, and each board The running status light of the upper board card shows that the device control network management and the device are interconnected through a network cable or a switch, so that the two can communicate in the same LAN. Address, port number, device id, etc., enter the control interface of the TBits-level device, check the status of the board, click the business view, in the business view, you can perform operations such as creating a new cross-connect / deleting a cross-connect, and clicking the new cross-connect will pop up a cross-connect information input box. Select the input and output board number / input and output port number / output signal type / output granularity / output bandwidth. If the...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention relates to an improved three-level CLOS routing algorithm based on FPGA crossover. Based on the internal crossover capability of the FPGA, the invention realizes a routing nesting algorithm of the two-layer three-level CLOS network for realizing the input and output routing crossover function of an optical fiber signal. The first layer of three-level CLOS network increases a design strategy of intermediate-level merge, and the connection between the input and output stages and the switching stage is increased from one connection channel of the traditional architecture to four connection channels, which increases the routing space. The second layer of CLOS network calculates the on-chip routing of the FPGA, and implements a direct-cut mode in the scenario of board crossover without occupying the switching-level resources to increase the routing space, thereby having the advantage of greatly reducing the blocking rate in the scenario of large-capacity crossover. The improved three-level CLOS routing algorithm based on FPGA crossover increases the routing space through the improvement of the architecture and the algorithm, greatly reduces the blocking rate, and improvesthe equipment performance advantage and user experience.

Description

technical field [0001] The present invention relates to an improved three-level CLOS routing method based on FPGA crossover, which is used to perform crossover of time slots and channels for optical fiber signals SDH and 10GE. By improving the nested three-level CLOS network routing algorithm, according to equipment input and output routing requirements Calculate the routing table of each level of the three-level CLOS, and configure the routing results into the FPGA and the cross-chip to realize the function of optical fiber signal routing and crossing. Background technique [0002] The CLOS network is a classic strict non-blocking multi-level interconnection switching network, which is widely used in optical communication networks. It has the characteristics of scalability, fixed switching delay, freedom and order of data transmission. The classic CLOS network is a three-stage fully interconnected symmetric network, which includes three stages of input stage / intermediate st...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): H04L12/933H04Q11/00
CPCH04L49/101H04L49/1515H04L49/1523H04Q11/0062H04Q2011/0073
Inventor 张鹏泉幸娟王东锋
Owner TOEC TECH